

D.D. KERR  
VE3FGK

# **MODUCOMP INC.**

75 CALIFORNIA AVENUE, BROCKVILLE, ONTARIO, CANADA K6V 5Y6  
(613-342-5041)

# **MOD 80 SUPPLEMENT**

PRINTED IN CANADA



## CONTENTS

	<u>PAGE</u>
8080 COMPONENT DESCRIPTION	1
MOD 80 MODULAR MICRO-COMPUTER	14
MONITOR 80 SOFTWARE USERS GUIDE	20
MONITOR 80 SOFTWARE LISTING	22

Moducomp Inc. reserves the right to make changes at any time to the products listed in this manual. The circuits contained herein are suggested applications only and Moducomp Inc. will assume no responsibility for any consequences of their use, nor does it make any representation that they are free from patent infringement.



## 1. 8080 Component Description

The entire 8080 microprocessor prototyping system may be upgraded to use the more powerful 8080 CPU, thus allowing logic system designers to implement a prototyping system to evaluate the 8080 for their specific application.

The 8080 is a monolithic 8 bit central processing unit for use in general purpose digital computer systems. It is fabricated using N-channel Si gate process technology. The 8080 contains six 8 bit data registers, an 8 bit accumulator, four 8 bit temporary registers, four testable flag bits and 8 bit parallel binary and decimal arithmetic units. The 8080 also provides 16 bit arithmetic and immediate operations, which greatly simplify memory address calculations and high speed arithmetic operations. The 8080 has a 16 bit program counter, which allows direct ad-


ressing of up to 64K bytes of memory. The 8080 also contains a 16 bit stack pointer to control the addressing of an external last-in/first-out stack. The stack can be used to store and restore complete system status thus facilitating the handling of multi-level interrupts. Another major advantage of the stack is that it allows virtually unlimited subroutine nesting. Although significantly higher in performance than other existing microprocessors, the 8080 has been designed to simplify system design. Separate 16 bit address and 8 bit data busses are used to allow direct interfacing to memory and I/O parts. A HOLD signal provides the ability to suspend processor operation and force the address and data bus drivers into a high-impedance state. This simplifies the implementation of direct memory access and multi-processor systems.

### 1.1 Absolute Maximum Ratings

Temperature Under Bias	0°C to +70°C	V <sub>CC</sub> , V <sub>DD</sub> and V <sub>SS</sub> With Respect to V <sub>BB</sub>	
Storage Temperature	-65°C to +150°C	Power Dissipation	-0.3V to +20V
All Input or Output Voltages With Respect to V <sub>BB</sub>	-0.3V to +20V		1.5W

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 1.2 Block Diagram





### 1.3 Pin Configuration

#### 8080 Functional Pin Definition

The following describes the function of all the 8080 I/O pins. Several of the descriptions refer to internal timing periods.

##### A<sub>15</sub> – A<sub>0</sub> (Output Three-State)

ADDRESS BUS; the address bus provides the memory address or denotes the I/O number for up to 256 input and 256 output devices.

##### D<sub>7</sub> – D<sub>0</sub> (Input/Output Three-State)

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers.

##### SYNC (Output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal at the beginning of each machine cycle.

##### DBIN (Output)

DATA BUS IN; the DBIN signal indicates that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080 data bus from memory or I/O.

##### READY (Input)

READY; the READY signal indicates to the 8080 that valid memory or input data is available on the data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. After sending an address out the 8080 will enter a WAIT state for as long as the READY line is low.

##### WAIT (Output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state.

##### WR (Output)

WRITE; the WR signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the WR signal is low.

##### HOLD (Input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. This state allows an external device to gain control of the 8080 address and data bus as soon as the 8080 has completed its

use of these buses for the current machine cycle. It is recognized under the following conditions:

the CPU is in the HALT state.

the CPU is in the T<sub>2</sub> or T<sub>W</sub> state and the READY signal is active.

As a result of entering the HOLD state the CPU ADDRESS BUS (A<sub>15</sub> – A<sub>0</sub>) and DATA BUS (D<sub>7</sub> – D<sub>0</sub>) will be in their high impedance state.

##### HLDA (Output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The HLDA signal begins at: T<sub>3</sub> for READ memory or input.

The Clock Period following T<sub>3</sub> for WRITE memory or OUTPUT operation.

In either case, the HLDA signal appears after the rising edge of  $\phi_1$  and high impedance occurs after the rising edge of  $\phi_2$ .

##### INTE (Output)


INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop may be set or reset by the Enable and Disable Interrupt instructions. It inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset at time T<sub>1</sub> of the instruction fetch cycle (M1) when an interrupt is accepted. It is also reset by the RESET signal.

##### INT (Input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

##### RESET (Input)

RESET; while the RESET signal is activated, the content of the program counter is cleared and the instruction register is set to 0. After RESET, the program counter is cleared and the instruction register is set to 0. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, and registers are not cleared. Reset must be valid for at least 3 clock cycles.



PIN NO.	PIN DESIGNATION	PIN NO.	PIN DESIGNATION	PIN NO.	PIN DESIGNATION	PIN NO.	PIN DESIGNATION
1	ADDRESS 10	11	-5V	21	HLDA	31	ADDRESS 5
2	GND	12	RESET	22	$\phi_1$	32	ADDRESS 6
3	DATA IN/OUT 4	13	HOLD	23	READY	33	ADDRESS 7
4	DATA IN/OUT 5	14	INT	24	WAIT	34	ADDRESS 8
5	DATA IN/OUT 6	15	$\phi_2$	25	ADDRESS 0	35	ADDRESS 9
6	DATA IN/OUT 7	16	INTE	26	ADDRESS 1	36	ADDRESS 15
7	DATA IN/OUT 3	17	DBIN	27	ADDRESS 2	37	ADDRESS 12
8	DATA IN/OUT 2	18	WR	28	+12V	38	ADDRESS 13
9	DATA IN/OUT 1	19	SYNC	29	ADDRESS 3	39	ADDRESS 14
10	DATA IN/OUT 0	20	+5V	30	ADDRESS 4	40	ADDRESS 11



## 1.4 Electrical Characteristics

$T_A = 0^\circ\text{C}$ , to  $70^\circ\text{C}$ ,  $V_{DD} = +12\text{V} \pm 5\%$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ ,  $V_{SS} = 0\text{V}$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
$V_{ILC}$	Clock Input Low Voltage	$V_{SS}-1$		$V_{SS}+0.6$	V	$I_{OL} = 1.7\text{mA}$ on the Data Bus $I_{OL} = .75\text{mA}$ on all other outputs $I_{OH} = 100\mu\text{A}$ .
$V_{IHC}$	Clock Input High Voltage	$V_{DD}-1$		$V_{DD}+1$	V	
$V_{IL}$	Input Low Voltage	$V_{SS}-1$		$V_{SS}+0.8$	V	
$V_{IH}$	Input High Voltage	3.3		$V_{CC}+1$	V	
$V_{OL}$	Output Low Voltage			0.45	V	
$V_{OH}$	Output High Voltage	3.7			V	Operation $T_A = 25^\circ\text{C}$ $T_{CY} = .48\mu\text{sec}$ $V_{SS} \leq V_{IN} \leq V_{CC}$ $V_{SS} \leq V_{CLOCK} \leq V_{DD}$ $V_{SS} \leq V_{IN} \leq V_{CC}$ $V_{ADDR/DATA} = V_{CC}$ $V_{ADDR/DATA} = V_{SS}$
$I_{DD(AV)}$	Avg. Power Supply Current ( $V_{DD}$ )		40	67	mA	
$I_{CC(AV)}$	Avg. Power Supply Current ( $V_{CC}$ )		60	75	mA	
$I_{BB(AV)}$	Avg. Power Supply Current ( $V_{BB}$ )		.01	1	mA	
$I_{IL}$	Input Leakage			$\pm 10$	$\mu\text{A}$	
$I_{CL}$	Clock Leakage			$\pm 10$	$\mu\text{A}$	$V_{SS} \leq V_{IN} \leq V_{CC}$ $V_{SS} \leq V_{CLOCK} \leq V_{DD}$ $V_{SS} \leq V_{IN} \leq V_{CC}$ $V_{ADDR/DATA} = V_{CC}$ $V_{ADDR/DATA} = V_{SS}$
$I_{DL}^{[3]}$	Data Bus Leakage in Input Mode			-100	$\mu\text{A}$	
$I_{FL}$	Address and Data Bus Leakage During HOLD			+10 -100	$\mu\text{A}$	

## 1.5 Capacitance

$T_A = 25^\circ\text{C}$   $V_{CC} = V_{DD} = V_{SS} = 0\text{V}$ ,  $V_{SS} = -5\text{V} \pm 5\%$

Symbol	Parameter	Typ.	Max.	Unit	Test Condition
$C_\phi$	Clock Capacitance	10	20	pf	$f_c \approx 1\text{MHz}$
$C_{IN}$	Input Capacitance	5	10	pf	Unmeasured Pins
$C_{OUT}$	Output Capacitance	10	20	pf	Returned to $V_{SS}$

## 1.6 AC Characteristics


$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = +12\text{V} \pm 5\%$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ ,  $V_{SS} = 0\text{V}$ , Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
$t_{CY}^{[3]}$	Clock Period	0.48	2.0	$\mu\text{sec}$	$R_L = 4.5\text{k}\Omega$ , $C_L = 100\text{pf}$ $R_L = 2.1\text{k}\Omega$ , $C_L = 100\text{pf}$ $R_L = 4.5\text{k}\Omega$ , $C_L = 50\text{pf}$ $R_L = 2.1\text{k}\Omega$ , $C_L = 50\text{pf}$
$t_r, t_f$	Clock Rise and Fall Time	5	50	nsec	
$t_{\phi 1}$	$\phi_1$ Pulse Width	60		nsec	
$t_{\phi 2}$	$\phi_2$ Pulse Width	220		nsec	
$t_{D1}$	Delay $\phi_1$ to $\phi_2$	0		nsec	
$t_{D2}$	Delay $\phi_2$ to $\phi_1$	70		nsec	
$t_{D3}$	Delay $\phi_1$ to $\phi_2$ Leading Edges	130		nsec	
$t_{DA}^{[2]}$	Address Output Delay From $\phi_2$		200	nsec	
$t_{DD}^{[2]}$	Data Output Delay From $\phi_2$		220	nsec	
$t_{DC}^{[2]}$	Signal Output Delay From $\phi_1$ , or $\phi_2$ (SYNC, $\overline{WR}$ WAIT HLDA)		120	nsec	
$t_{DF}^{[2]}$	DBIN Delay From $\phi_2$	25	140	nsec	
$t_{DI}^{[1]}$	Delay for Input Bus to Enter Input Mode During DBIN		$t_{DF}$	nsec	
$t_{DS1}$	Data "Setup Time" During $\phi_1$ and DBIN	50		nsec	
$t_{DS2}$	Data "Setup Time" to $\phi_2$ During DBIN	150		nsec	
$t_{DH}^{[1]}$	Data "Hold Time" From $\phi_2$ During DBIN	$t_{DF}$		nsec	
$t_{IE}^{[2]}$	INTE Output Delay From $\phi_2$		200	nsec	$R_L = 4.5\text{k}\Omega$ , $C_L = 50\text{pf}$
$t_{RS}$	Ready "Setup Time" During $\phi_2$	120		nsec	$R_L = 4.5\text{k}\Omega$ , $C_L = 100\text{pf}$ $R_L = 4.5\text{k}\Omega$ , $C_L = 100\text{pf}$
$t_{HS}$	Hold "Setup Time" to $\phi_2$	140		nsec	
$t_{IS}$	INT "Setup Time" During $\phi_2$ (During $\phi_1$ in Halt Mode)	180		nsec	
$t_H$	"Hold Time" From $\phi_2$ (Ready, INT, Hold)	0		nsec	
$t_{FD}$	Delay to Float During Hold (Address and DATA BUS)		120	nsec	
$t_{WA}^{[2]}$	Address Stable From $\overline{WR}$	$t_{D3}$		nsec	$R_L = 4.5\text{k}\Omega$ , $C_L = 100\text{pf}$
$t_{AW}^{[2]}$	Address Stable Prior to $\overline{WR}$	[5]		nsec	$R_L = 4.5\text{k}\Omega$ , $C_L = 100\text{pf}$




Symbol	Parameter	Min.	Max.	Unit	Test Condition
$t_{WD}^{[2]}$	Output Data Stable From $\overline{WR}$	$t_{D3}$		n sec	$R_L = 2.1k\Omega, C_L = 100pf$
$t_{DW}^{[2]}$	Output Data Stable Prior to $\overline{WR}$	[6]		n sec	$R_L = 2.1k\Omega, C_L = 100pf$

- NOTES:
1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.
  2. Load circuit
  3.  $t_{CY} = t_{D3} + t_{rD2} + t_{D2} + t_{rD1} > 480ns$ .
  4. The following are relevant when interfacing the 8080 to devices having  $V_{IH} = 3.3V$ :
    - a) Maximum output rise time from .8V to 3.3V = 140ns @  $C_L = SPEC$ .
    - b) Output delay when measured to 3.0V = SPEC + 60ns @  $C_L = SPEC$ .
    - c) If  $C_L \neq SPEC$  add .6ns/pf if  $C_L > C_{SPEC}$ , subtract .3ns/pf (from modified delay) if  $C_L < C_{SPEC}$ .
  5.  $t_{AW} = 2 t_{CY} - t_{D3} - t_{rD2} - 120nsec$ .
  6.  $t_{DW} = t_{CY} - t_{D3} - t_{rD2} - 150nsec$ .
  7. Data in must be stable for this period during DBIN. Both  $t_{DS1}$  and  $t_{DS2}$  must be satisfied.
  8. Ready signal must be stable for this period during  $T_2$  or  $T_W$ . (Must be externally synchronized.)
  9. Hold signal must be stable for this period during  $T_2$  or  $T_W$  when entering hold mode, and during  $T_3, T_4, T_5$  and  $T_{WH}$  when in hold mode. (Must be externally synchronized.)
  10. Interrupt signal must be stable during this period of the last clock cycle of any instruction to be recognized on the following instruction. (External synchronization is not required.)
  11. During halt mode only, timing is with respect to  $\phi_1$  falling edge.
  12. This timing diagram shows timing relationships only, it does not represent any specific machine cycle.




## 1.7 Switching Characteristics

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 9.5V, "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)




## 1.8 Typical Characteristic Curves

TYPICAL  $\Delta$  OUTPUT DELAY VS.  $\Delta$  CAPACITANCE



TYPICAL SUPPLY CURRENT VS. TEMPERATURE, NORMALIZED.





## 1.9 Instruction Set

The 8080 has many instructions which are extremely useful and extend the range of applicability of the CPU. The main instruction groups are as follows:

- Data register and memory transfers.
- Conditional and unconditional branches and calls.
- Input/output operations
- Direct load and store of accumulator
- Save and restore data registers, accumulator and flags.
- Double length operations in data registers
  - Increment/Decrement/Add
  - Direct load and store (H and L)
  - Load immediate
  - Index register modification/exchange
- Indirect jump
- Stack pointer modification
- Logical operations
- Binary arithmetic
- Decimal arithmetic
- Set and reset interrupt enable flip-flop
- Increment/decrement memory or data registers
- Special Instructions
  - NO-OP (No operation)
  - HALT (Stop the CPU)

## Data and Instruction Formats

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

### One Byte Instructions

D7 D6 D5 D4 D3 D2 D1 D0 OP CODE

### Two Byte Instructions

D7 D6 D5 D4 D3 D2 D1 D0 OP CODE  
D7 D6 D5 D4 D3 D2 D1 D0 OPERAND

### Three Byte Instructions

D7 D6 D5 D4 D3 D2 D1 D0 OP CODE  
D7 D6 D5 D4 D3 D2 D1 D0 LOW ADDRESS OR OPERAND 1  
D7 D6 D5 D4 D3 D2 D1 D0 HIGH ADDRESS OR OPERAND 2

For the 8080 a logic "1" is defined as a high level and a logic "0" is defined as a low level.

## 1.10 Summary of Processor Instructions

Mnemonic	Description	D7	D6	D5	D4	D3	D2	D1	D0	Clock <sup>[2]</sup> Cycles
MOV <sub>r1,r2</sub>	Move register to register	0	1	0	0	0	0	0	0	5
MOV <sub>M,r</sub>	Move register to memory	0	1	1	1	0	0	0	0	7
MOV <sub>r,M</sub>	Move memory to register	0	1	0	0	0	1	1	0	7
HLT	Halt	0	1	1	1	0	1	1	0	7
MVI <sub>r</sub>	Move immediate register	0	0	0	0	0	0	1	1	7
MVI <sub>M</sub>	Move immediate memory	0	0	1	1	0	1	1	0	10
INR <sub>r</sub>	Increment register	0	0	0	0	0	0	1	0	5
DCR <sub>r</sub>	Decrement register	0	0	0	0	0	1	0	1	5
INR <sub>M</sub>	Increment memory	0	0	1	1	0	1	0	0	10
DCR <sub>M</sub>	Decrement memory	0	0	1	1	0	1	0	1	10
ADD <sub>r</sub>	Add register to A	1	0	0	0	0	0	0	0	4
ADC <sub>r</sub>	Add register to A with carry	1	0	0	0	1	0	0	0	4
SUB <sub>r</sub>	Subtract register from A	1	0	0	1	0	0	0	0	4
SBB <sub>r</sub>	Subtract register from A with borrow	1	0	0	1	1	0	0	0	4
ANA <sub>r</sub>	And register with A	1	0	1	0	0	0	0	0	4
XRA <sub>r</sub>	Exclusive Or register with A	1	0	1	0	1	0	0	0	4
ORA <sub>r</sub>	Or register with A	1	0	1	1	0	0	0	0	4
CMP <sub>r</sub>	Compare register with A	1	0	1	1	1	0	0	0	4
ADD <sub>M</sub>	Add memory to A	1	0	0	0	0	1	1	0	7
ADC <sub>M</sub>	Add memory to A with carry	1	0	0	0	1	1	1	0	7
SUB <sub>M</sub>	Subtract memory from A	1	0	0	1	0	1	1	0	7
SBB <sub>M</sub>	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7
ANA <sub>M</sub>	And memory with A	1	0	1	0	0	0	1	0	7
XRA <sub>M</sub>	Exclusive Or memory with A	1	0	1	0	1	0	1	0	7
ORA <sub>M</sub>	Or memory with A	1	0	1	1	0	1	0	0	7
CMP <sub>M</sub>	Compare memory with A	1	0	1	1	1	1	0	0	7
ADI	Add immediate to A	1	1	0	0	0	1	1	0	7
ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	7
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7
SBI	Subtract immediate from A with borrow	1	1	0	1	1	1	1	0	7
ANI	And immediate with A	1	1	1	0	0	1	1	0	7
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7
RLC	Rotate A left	0	0	0	0	0	1	1	1	4
RRC	Rotate A right	0	0	0	0	1	1	1	1	4
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
JMP	Jump unconditional	1	1	0	0	0	0	1	1	10
JC	Jump on carry	1	1	0	1	0	1	0	1	10
JNC	Jump on no carry	1	1	0	1	1	0	1	0	10
JZ	Jump on zero	1	1	0	0	1	0	1	0	10
JNZ	Jump on no zero	1	1	0	0	0	1	0	1	10
JP	Jump on positive	1	1	1	1	0	0	1	0	10
JM	Jump on minus	1	1	1	1	1	0	1	0	10
JPE	Jump on parity even	1	1	1	0	1	0	1	0	10
JPO	Jump on parity odd	1	1	1	0	0	1	0	1	10

Mnemonic	Description	D7	D6	D5	D4	D3	D2	D1	D0	Clock <sup>[2]</sup> Cycles
CALL	Call unconditional	1	1	0	0	1	1	0	1	17
CC	Call on carry	1	1	0	1	1	1	0	0	11/17
CNC	Call on no carry	1	1	0	1	0	1	0	0	11/17
CZ	Call on zero	1	1	0	0	1	1	0	0	11/17
CNZ	Call on no zero	1	1	0	0	0	1	0	0	11/17
CP	Call on positive	1	1	1	1	0	1	0	0	11/17
CM	Call on minus	1	1	1	1	1	1	0	0	11/17
CPE	Call on parity even	1	1	1	0	1	1	0	0	11/17
CPO	Call on parity odd	1	1	1	0	0	1	0	0	11/17
RET	Return	1	1	0	0	1	0	0	1	10
RC	Return on carry	1	1	0	1	1	0	0	0	5/11
RNC	Return on no carry	1	1	0	1	0	0	0	0	5/11
RZ	Return on zero	1	1	0	0	1	0	0	0	5/11
RNZ	Return on no zero	1	1	0	0	0	0	0	0	5/11
RP	Return on positive	1	1	1	1	0	0	0	0	5/11
RM	Return on minus	1	1	1	1	1	0	0	0	5/11
RPE	Return on parity even	1	1	1	0	1	0	0	0	5/11
RPO	Return on parity odd	1	1	1	0	0	0	0	0	5/11
RST	Restart	1	1	A	A	A	1	1	1	11
IN	Input	1	1	0	1	1	0	1	1	10
OUT	Output	1	1	0	1	0	0	1	1	10
LXI <sub>B</sub>	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	10
LXI <sub>D</sub>	Load immediate register Pair D & E	0	0	0	1	0	0	0	1	10
LXI <sub>H</sub>	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10
LXI <sub>SP</sub>	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
PUSH <sub>B</sub>	Push register Pair B & C on stack	1	1	0	0	0	1	0	1	11
PUSH <sub>D</sub>	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	11
PUSH <sub>H</sub>	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	11
PUSH <sub>PSW</sub>	Push A and Flags on stack	1	1	1	1	0	1	0	1	11
POP <sub>B</sub>	Pop register pair B & C off stack	1	1	0	0	0	0	0	1	10
POP <sub>D</sub>	Pop register pair D & E off stack	1	1	0	1	0	0	0	1	10
POP <sub>H</sub>	Pop register pair H & L off stack	1	1	1	0	0	0	0	1	10
POP <sub>PSW</sub>	Pop A and Flags off stack	1	1	1	1	0	0	0	1	10
STA	Store A direct	0	0	1	1	0	0	1	0	13
LDA	Load A direct	0	0	1	1	1	0	1	0	13
XCHG	Exchange D & E, H & L Registers	1	1	1	0	1	0	1	1	4
XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	18
SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	5
PCHL	H & L to program counter	1	1	1	0	1	0	0	1	5
DAD <sub>B</sub>	Add B & C to H & L	0	0	0	0	1	0	0	1	10



DADD	Add D & E to H & L	0 0 0 1 1 0 0 1	10
DADH	Add H & L to H & L	0 0 1 0 1 0 0 1	10
DADSP	Add stack pointer to H & L	0 0 1 1 1 0 0 1	10
STAX B	Store A indirect	0 0 0 0 0 0 1 0	7
STAX D	Store A indirect	0 0 0 1 0 0 1 0	7
LDAX B	Load A indirect	0 0 0 0 1 0 1 0	7
LDAX D	Load A indirect	0 0 0 1 1 0 1 0	7
INX B	Increment B & C registers	0 0 0 0 0 0 1 1	5
INX D	Increment D & E registers	0 0 0 1 0 0 1 1	5
INX H	Increment H & L registers	0 0 1 0 0 0 1 1	5
INX SP	Increment stack pointer	0 0 1 1 0 0 1 1	5

DCX B	Decrement B & C	0 0 0 0 1 0 1 1	5
DCX D	Decrement D & E	0 0 0 1 1 0 1 1	5
DCX H	Decrement H & L	0 0 1 0 1 0 1 1	5
DCX SP	Decrement stack pointer	0 0 1 1 1 0 1 1	5
CMA	Compliment A	0 0 1 0 1 1 1 1	4
STC	Set carry	0 0 1 1 0 1 1 1	4
CMC	Compliment carry	0 0 1 1 1 1 1 1	4
DAA	Decimal adjust A	0 0 1 0 0 1 1 1	4
SHLD	Store H & L direct	0 0 1 0 0 0 1 0	16
LHLD	Load H & L direct	0 0 1 0 1 0 1 0	16
EI	Enable interrupts	1 1 1 1 0 1 1 1	4
DI	Disable interrupt	1 1 1 1 0 0 1 1	4
NOP	No-operation	0 0 0 0 0 0 0 0	4

NOTES: 1. DDD or SSS — 000 B — 001 C — 010 D — 011 E — 100 H — 101 L — 110 Memory — 111 A.  
2. Two possible cycle times (5/11) indicate instruction cycles dependent on condition flags.

## 1.11 Status Information

Instructions for the 8080 require from one to five machine cycles for complete execution. The 8080 sends out 8 bit of status information on the data bus at the beginning of each machine cycle (during SYNC time). The following table defines the status information.

### Status Information Definition

Symbols	Data Bus Bit	Definition
HLTA	D <sub>3</sub>	Acknowledge signal for HALT instruction.
INTA*	D <sub>0</sub>	Acknowledge signal for INTERRUPT request. Signal should be used to gate a restart instruction onto the data bus when DBIN is active.
INP*	D <sub>6</sub>	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
OUT	D <sub>4</sub>	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when WR is active.
MEMR*	D <sub>7</sub>	Designates that the data bus will be used for memory read data.
M <sub>1</sub>	D <sub>5</sub>	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.
STACK	D <sub>2</sub>	Indicates that the address bus holds the pushdown stack address from the Stack Pointer.
WO	D <sub>1</sub>	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function (WO = 0). Otherwise, a READ memory or INPUT operation will be executed.

\*These three status bits can be used to control the flow of data onto the 8080 data bus.

## 1.12 Timing

Instructions in the 8080 contain one to three bytes. Each instruction requires from one to five machine or memory cycles for fetching and execution. Machine cycles are called M1, M2, ..., M5. Each machine cycle requires from three to five states T1, T2, ..., T5 for its completion. Each state has the duration of one clock period (0.5 micro-second). There are three other states (WAIT, HOLD, and HALT) which last one to an indefinite number of clock periods, as controlled by external signals. Machine cycle M1 is always the operation-code fetch cycle and lasts four or five clock periods. Machine cycles M2, M3, M4, and M5 normally last three clock periods each.

To understand the basic operation of the 8080, refer to the simplified state diagram and the timing diagram.

During T1 the content of the program counter is sent to the address bus, SYNC is true, and the data bus contains the status information pertaining to the cycle that is currently being initiated. T1 is always followed by another state, T2, during which the condition of the READY, HOLD and HALT Acknowledge Signals are tested. If READY is true, T3 can be entered; otherwise, the CPU will go into the wait state (TW) and stay there for as long as READY is false.

READY thus allows the CPU speed to be synchronized to a memory with any access time or to any input device. Furthermore, by properly controlling the READY line, the user can single-step through his program.


During T3, the data coming from memory is available on the data bus and is transferred into the instruction register (during M1 only) as shown in the 8080 block diagram of Figure 34. The instruction decoder and control sections then generate the basic signals to control the internal data transfers, the timing, and the machine cycle requirements of the new instructions.

At the end of T4, if the cycle is complete, or else at the end of T5, the 8080 goes back to T1 and enters machine cycle M2, unless the instruction required only one machine cycle for its execution. In such cases, a new M1 cycle is entered. The loop is repeated for as many cycles and states as required by the instruction.

It is only during the last state of the last machine cycle that the interrupt request line is tested and a special M1 cycle is entered, during which no program-counter incrementing takes place and INTERRUPT ACKNOWLEDGE status is sent out. During this cycle, one of eight possible restart instructions will be sent to the CPU by the interrupting device.


Instruction state requirements range from a minimum of four states for non-memory referencing instructions, like register and accumulator arithmetic instructions, up to a maximum of 18 states for the most complex instructions (exchange the contents of registers H and L with the content of the top two locations of the stack). At the maximum clock frequency of 2 megahertz, this means that all instructions will be executed in intervals ranging from 2  $\mu$ s to 9  $\mu$ s. If a HALT instruction is executed, the processor enters a WAIT state and remains there until an interrupt is received.

### Basic 8080 Instruction Cycle





## CPU State Transition Diagram



## 2 Processor Programming Instructions

## 2.1 Complete Functional Definition

The following pages present a detailed description of the complete 8080 Instruction Set.

Symbols	Meaning
<B2>	Second byte of the instruction
<B3>	Third byte of the instruction
r	One of the scratch pad register references: A, B, C, D, E, H, L
c	One of the following flag flip-flop references:
	flag flip-flops.
	Condition for True
carry	— Overflow, underflow
zero	— Result is zero
sign	— MSB of result is "1"
parity	— Parity of result is even

M	Memory location indicated by the contents of registers H and L
( )	Contents of location or register
$\wedge$	Logical product
$\vee$	Exclusive "or"
V	Inclusive "or"
$r_m$	Bit m of register r
SP	Stack Pointer
PC	Program Counter
$\leftarrow$	Is transferred to
XXX	A "don't care"
SSS	Source register for data
DDD	Destination register for data

Register # (SSS or DDD)	Register Name
000	B
001	C
010	D
011	E
100	H
101	L
110	Memory
111	ACC

## 8080

## INSTRUCTION SET

Mnemonic	Bytes	Cycles	Description of Operation
MOV $r_1, r_2$	1	1	$(r_1) \leftarrow (r_2)$ Load register $r_1$ with the content of $r_2$ . The content of $r_2$ remains unchanged.
MOV $r, M$	1	2	$(r) \leftarrow (M)$ Load register $r$ with the content of the memory location addressed by the contents of registers H and L.
MOV $M, r$	1	2	$(M) \leftarrow (r)$ Load the memory location addressed by the contents of registers H and L with the content of register $r$ .
MVI $r$ < $B_2$ >	2	2	$(r) \leftarrow \langle B_2 \rangle$ Load byte two of the instruction into register $r$ .
MVI $M$ < $B_2$ >	2	3	$(M) \leftarrow \langle B_2 \rangle$ Load byte two of the instruction into the memory location addressed by the contents of registers H and L.
INR $r$	1	1	$(r) \leftarrow (r) + 1$ The content of register $r$ is incremented by one. All the condition flip-flops except carry are affected by the result.
DCR $r$	1	1	$(r) \leftarrow (r) - 1$ The content of register $r$ is decremented by one. All of the condition flip-flops except carry are affected by the result.
ADD $r$	1	1	$(A) \leftarrow (A) + (r)$ Add the content of register $r$ to the content of register A and place the result into register A. (All flags affected.)
ADC $r$	1	1	$(A) \leftarrow (A) + (r) + (\text{carry})$ Add the content of register $r$ and the contents of the carry flip-flop to the content of the A register and place the result into Register A. (All flags affected.)
SUB $r$	1	1	$(A) \leftarrow (A) - (r)$ Subtract the content of register $r$ from the content of register A and place the result into register A. Two's complement subtraction is used. (All flags affected.)
SBB $r$	1	1	$(A) \leftarrow (A) - (r) - (\text{borrow})$ Subtract the content of register $r$ and the content of the carry flip-flop from the content of register A and place the result into register A. (All flags affected.)
ANA $r$	1	1	$(A) \leftarrow (A) \wedge (r)$ Place the logical product of the register A and register $r$ into register A. (Resets carry.)
XRA $r$	1	1	$(A) \leftarrow (A) \vee (r)$ Place the "exclusive - or" of the content of register A and register $r$ into register A. (Resets carry.)
ORA $r$	1	1	$(A) \leftarrow (A) \vee (r)$ Place the "inclusive - or" of the content of register A and register $r$ into register A. (Resets carry.)
CMP $r$	1	1	$(A) - (r)$ Compare the content of register A with the content of register $r$ . The content of register A remains unchanged. The flag flip-flops are set by the result of the subtraction. Equality ( $A = r$ ) is indicated by the zero flip-flop set to "1." Less than ( $A < r$ ) is indicated by the carry flip-flop, set to "1."
ADD M	1	2	$(A) \leftarrow (A) + (M)$ ADD
ADC M	1	2	$(A) \leftarrow (A) + (M) + (\text{carry})$ ADD with carry
SUB M	1	2	$(A) \leftarrow (A) - (M)$ SUBTRACT
SBB M	1	2	$(A) \leftarrow (A) - (M) - (\text{borrow})$ SUBTRACT with borrow
ANA M	1	2	$(A) \leftarrow (A) \wedge (M)$ Logical AND
XRA M	1	2	$(A) \leftarrow (A) \vee (M)$ Exclusive OR
ORA M	1	2	$(A) \leftarrow (A) \vee (M)$ Inclusive OR
CMP M	1	2	$(A) - (M)$ COMPARE
ADI < $B_2$ >	2	2	$(A) \leftarrow (A) + \langle B_2 \rangle$ ADD
ACI < $B_2$ >	2	2	$(A) \leftarrow (A) + \langle B_2 \rangle + (\text{carry})$ ADD with carry

(M) addressed by the contents of registers H and L.  
Flags affected are same as non-memory reference instructions.



Mnemonic	Bytes	Cycles	Description of Operation
SUI <B <sub>2</sub> >	2	2	$(A) \leftarrow (A) - \langle B_2 \rangle$ SUBTRACT
SBI <B <sub>2</sub> >	2	2	$(A) \leftarrow (A) - \langle B_2 \rangle - (\text{borrow})$ SUBTRACT with borrow
ANI <B <sub>2</sub> >	2	2	$(A) \leftarrow (A) \wedge \langle B_2 \rangle$ Logical AND
XRI <B <sub>2</sub> >	2	2	$(A) \leftarrow (A) \oplus \langle B_2 \rangle$ Exclusive OR
ORI <B <sub>2</sub> >	2	2	$(A) \leftarrow (A) \vee \langle B_2 \rangle$ Inclusive OR
CPI <B <sub>2</sub> >	2	2	$(A) - \langle B_2 \rangle$ COMPARE
RLC	1	1	$A_{n+1} \leftarrow A_n, A_0 \leftarrow A_7, (\text{carry}) \leftarrow A_7$ Rotate the content of register A left one bit. Rotate A <sub>7</sub> into A <sub>0</sub> and into the carry flip-flop.
RRC	1	1	$A_n \leftarrow A_{n+1}, A_7 \leftarrow A_0, (\text{carry}) \leftarrow A_0$ Rotate the content of register A right one bit. Rotate A <sub>0</sub> into A <sub>7</sub> and into the carry flip-flop.
RAL	1	1	$A_{n+1} \leftarrow A_n, A_0 \leftarrow (\text{carry}), (\text{carry}) \leftarrow A_7$ Rotate the content of Register A left one bit. Rotate the content of the carry flip-flop into A <sub>0</sub> . Rotate A <sub>7</sub> into the carry flip-flop.
RAR	1	1	$A_n \leftarrow A_{n+1}, A_7 \leftarrow (\text{carry}), (\text{carry}) \leftarrow A_0$ Rotate the content of register A right one bit. Rotate the content of the carry flip-flop into A <sub>7</sub> . Rotate A <sub>0</sub> into the carry flip-flop.
JMP <B <sub>2</sub> > <B <sub>3</sub> >	3	3	$(PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Jump unconditionally to the instruction located in memory location addressed by byte two and byte three.
JC <B <sub>2</sub> > <B <sub>3</sub> >	3	3	If (Carry) = 1 $(PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Otherwise $(PC) = (PC) + 3$
JNC <B <sub>2</sub> > <B <sub>3</sub> >	3	3	If (Carry) = 0 $(PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Otherwise $(PC) = (PC) + 3$
JZ <B <sub>2</sub> > <B <sub>3</sub> >	3	3	If (Zero) = 1 $(PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Otherwise $(PC) = (PC) + 3$
JNZ <B <sub>2</sub> > <B <sub>3</sub> >	3	3	If (Zero) = 0 $(PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Otherwise $(PC) = (PC) + 3$
JP <B <sub>2</sub> > <B <sub>3</sub> >	3	3	If (Sign) = 0 $(PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Otherwise $(PC) = (PC) + 3$
JM <B <sub>2</sub> > <B <sub>3</sub> >	3	3	If (Sign) = 1 $(PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Otherwise $(PC) = (PC) + 3$
JPE <B <sub>2</sub> > <B <sub>3</sub> >	3	3	If (Parity) = 1 $(PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Otherwise $(PC) = (PC) + 3$
JPO <B <sub>2</sub> > <B <sub>3</sub> >	3	3	If (Parity) = 0 $(PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Otherwise $(PC) = (PC) + 3$
HLT	1	1	On receipt of the Halt Instruction, the activity of the processor is immediately suspended in the STOPPED state. The content of all registers and memory is unchanged and the PC has been updated.
CALL <B <sub>2</sub> > <B <sub>3</sub> >	3	5	$[SP - 1] [SP - 2] \leftarrow (PC), (SP) = (SP) - 2$ $(PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ Transfer the content of PC to the pushdown stack in memory addressed by the register SP. The content of SP is decremented by two. Jump unconditionally to the instruction located in memory location addressed by byte two and byte three of the instruction.
CC <B <sub>2</sub> > <B <sub>3</sub> >	3	3/5	If (carry) = 1 $[SP - 1] [SP - 2] \leftarrow PC,$ $(SP) = (SP) - 2, (PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle;$ otherwise $(PC) = (PC) + 3$
CNC <B <sub>2</sub> > <B <sub>3</sub> >	3	3/5	If (carry) = 0 $[SP - 1] [SP - 2] \leftarrow PC,$ $(SP) = (SP) - 2, (PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle;$ otherwise $(PC) = (PC) + 3$
CZ <B <sub>2</sub> > <B <sub>3</sub> >	3	3/5	If (zero) = 1 $[SP - 1] [SP - 2] \leftarrow PC,$ $(SP) = (SP) - 2, (PC) \leftarrow \langle B_3 \rangle \langle B_2 \rangle;$ otherwise $(PC) = (PC) + 3$

Mnemonic	Bytes	Cycles	Description of Operation
CNZ <B <sub>2</sub> > <B <sub>3</sub> >	3	3/5	If (zero) = 0 [SP - 1] [SP - 2] ← PC, (SP) = (SP) - 2, (PC) ← <B <sub>3</sub> > <B <sub>2</sub> >; otherwise (PC) = (PC) + 3
CP <B <sub>2</sub> > <B <sub>3</sub> >	3	3/5	If (sign) = 0 [SP - 1] [SP - 2] ← PC, (SP) = (SP) - 2, (PC) ← <B <sub>3</sub> > <B <sub>2</sub> >; otherwise (PC) = (PC) + 3
CM <B <sub>2</sub> > <B <sub>3</sub> >	3	3/5	If (sign) = 1 [SP - 1] [SP - 2] ← PC, (SP) = (SP) - 2, (PC) ← <B <sub>3</sub> > <B <sub>2</sub> >; otherwise (PC) = (PC) + 3
CPE <B <sub>2</sub> > <B <sub>3</sub> >	3	3/5	If (parity) = 1 [SP - 1] [SP - 2] ← PC, (SP) = (SP) - 2, (PC) ← <B <sub>3</sub> > <B <sub>2</sub> >; otherwise (PC) = (PC) + 3
CPO <B <sub>2</sub> > <B <sub>3</sub> >	3	3/5	If (parity) = 0 [SP - 1] [SP - 2] ← PC, (SP) = (SP) - 2, (PC) ← <B <sub>3</sub> > <B <sub>2</sub> >; otherwise (PC) = (PC) + 3
RET	1	3	(PC) ← [SP] [SP + 1] (SP) = (SP) + 2. Return to the instruction in the memory location addressed by the last values shifted into the pushdown stack addressed by SP. The content of SP is incremented by two.
RC	1	1/3	If (carry) = 1 (PC) ← [SP], [SP + 1], (SP) = (SP) + 2; otherwise (PC) = (PC) + 1
RNC	1	1/3	If (carry) = 0 (PC) ← [SP], [SP + 1], (SP) = (SP) + 2; otherwise (PC) = (PC) + 1
RZ	1	1/3	If (zero) = 1 (PC) ← [SP], [SP + 1], (SP) = (SP) + 2; otherwise (PC) = (PC) + 1
RNZ	1	1/3	If (zero) = 0 (PC) ← [SP], [SP + 1], (SP) = (SP) + 2; otherwise (PC) = (PC) + 1
RP	1	1/3	If (sign) = 0 (PC) ← [SP], [SP + 1], (SP) = (SP) + 2; otherwise (PC) = (PC) + 1
RM	1	1/3	If (sign) = 1 (PC) ← [SP], [SP + 1], (SP) = (SP) + 2; otherwise (PC) = (PC) + 1
RPE	1	1/3	If (parity) = 1 (PC) ← [SP], [SP + 1], (SP) = (SP) + 2; otherwise (PC) = (PC) + 1
RPO	1	1/3	If (parity) = 0 (PC) ← [SP], [SP + 1], (SP) = (SP) + 2; otherwise (PC) = (PC) + 1
RST	1	3	[SP - 1] [SP - 2] ← (PC), (SP) = (SP) - 2 (PC) ← (00000000 00AAA000)
IN <B <sub>2</sub> >	2	3	(A) ← (Input data) At T <sub>1</sub> time of third cycle, byte two of the instruction, which denotes the I/O device number, is sent to the I/O device through the address lines*, and the INP status information, instead of MEMR, is sent out at sync time. New data for the accumulator is loaded from the data bus when DBIN control signal is active. The condition flip-flops are not affected.
OUT <B <sub>2</sub> >	2	3	(Output data) ← (A) At T <sub>1</sub> time of the third cycle, byte two of the instruction, which denotes the I/O device number, is sent to the I/O device through the address lines*, and the OUT status information is sent out at sync time. The content of the accumulator is made available on the data bus when the WR control signal is 0.
LXI B <B <sub>2</sub> > <B <sub>3</sub> >	3	3	(C) ← <B <sub>2</sub> >; (B) ← <B <sub>3</sub> > Load byte two of the instruction into C. Load byte three of the instruction into B.
LXI D <B <sub>2</sub> > <B <sub>3</sub> >	3	3	(E) ← <B <sub>2</sub> >, (D) ← <B <sub>3</sub> > Load byte two of the instruction into E. Load byte 3 of the instruction into D.
LXI H <B <sub>2</sub> > <B <sub>3</sub> >	3	3	(L) ← <B <sub>2</sub> >, (H) ← <B <sub>3</sub> > Load byte two of the instruction into L. Load byte three of the instruction into H.
*The device address appears on A <sub>7</sub> - A <sub>0</sub> and A <sub>15</sub> - A <sub>8</sub>			
LXI SP <B <sub>2</sub> > <B <sub>3</sub> >	3	3	(SP) <sub>L</sub> ← <B <sub>2</sub> >, (SP) <sub>H</sub> ← <B <sub>3</sub> > Load byte two of the instruction into the lower order 8-bit of the stack pointer and byte three into the higher order 8-bit of the stack pointer.



Mnemonic	Bytes	Cycles	Description of Operation
PUSH PSW	1	3	$[SP - 1] \leftarrow (A), [SP - 2] \leftarrow (F), (SP) = (SP) - 2$ Save the contents of A and F (5-flags) into the pushdown stack addressed by the SP register. The content of SP is decremented by two. The flag word will appear as follows: $D_0$ : $CY_2$ (Carry) $D_1$ : 1 $D_2$ : Parity (even) $D_3$ : 0 $D_4$ : $CY_1$ $D_5$ : 0 $D_6$ : Zero $D_7$ : MSB (sign)
PUSH B	1	3	$[SP - 1] \leftarrow (B), [SP - 2] \leftarrow (C), (SP) = (SP) - 2$
PUSH D	1	3	$[SP - 1] \leftarrow (D), [SP - 2] \leftarrow (E), (SP) = (SP) - 2$
PUSH H	1	3	$[SP - 1] \leftarrow (H), [SP - 2] \leftarrow (L), (SP) = (SP) - 2$
POP PSW	1	3	$(F) \leftarrow [SP], (A) \leftarrow [SP + 1], (SP) = (SP) + 2$ Restore the last values in the pushdown stack addressed by SP into A and F. The content of SP is incremented by two.
POP B	1	3	$(C) \leftarrow [SP], (B) \leftarrow [SP + 1], (SP) = (SP) + 2$
POP D	1	3	$(E) \leftarrow [SP], (D) \leftarrow [SP + 1], (SP) = (SP) + 2$
POP H	1	3	$(L) \leftarrow [SP], (H) \leftarrow [SP + 1], (SP) = (SP) + 2$
STA <B <sub>2</sub> > <B <sub>3</sub> >	3	4	$[<B_3> <B_2>] \leftarrow (A)$ Store the accumulator content into the memory location addressed by byte two and byte three of the instruction.
LDA <B <sub>2</sub> > <B <sub>3</sub> >	3	4	$(A) \leftarrow [<B_3> <B_2>]$ Load the accumulator with the content of the memory location addressed by byte two and byte three of the instruction.
XCHG	1	1	$(H) \leftrightarrow (D), (E) \leftrightarrow (L)$ Exchange the contents of registers H and L and registers D and E.
XTHL	1	5	$(L) \leftrightarrow [SP], (H) \leftrightarrow [SP + 1]$ Exchange the contents of registers H, L and the last values in the pushdown stack addressed by registers SP. The SP register itself is not changed. $(SP) = (SP)$
SPHL	1	1	$(SP) \leftarrow (H) (L)$ Transfer the contents of registers H and L into register SP.
PCHL	1	1	$(PC) \leftarrow (H) (L)$ JUMP INDIRECT
DAD SP	1	3	$(H) (L) \leftarrow (H) (L) + (SP)$ Add the content of register SP to the content of registers H and L and place the result into registers H and L. If the overflow is generated, the carry flip-flop is set; otherwise, the carry flip-flop is reset. The other condition flip-flops are not affected. This is useful for addressing data in the stack.
DAD B	1	3	$(H) (L) \leftarrow (H) (L) + (B) (C)$
DAD H	1	3	$(H) (L) \leftarrow (H) (L) + (H) (L)$ (double precision shift left H and L)
DAD D	1	3	$(H) (L) \leftarrow (H) (L) + (D) (E)$
STAX B	1	2	$[(B) (C)] \leftarrow (A)$ Store the accumulator content in the memory location addressed by the content of registers B and C.
STAX D	1	2	$[(D) (E)] \leftarrow (A)$ Store the accumulator content into the memory location addressed by the content of register D and E.
LDAX B	1	2	$(A) \leftarrow [(B) (C)]$ Load the accumulator with the content of the memory location addressed by the content of registers B and C.
LDAX D	1	2	$(A) \leftarrow [(D) (E)]$ Load the accumulator with the content of memory location addressed by the content of register D and E.
INX B	1	1	$(B) (C) \leftarrow (B) (C) + 1$ The content of register pair B and C is incremented by one. All of the condition flip-flops are not affected.
INX H	1	1	$(H) (L) \leftarrow (H) (L) + 1$ The content of register H and L is incremented by one. All of the condition flip-flops are not affected.
INX D	1	1	$(D) (E) \leftarrow (D) (E) + 1$
INX SP	1	1	$(SP) \leftarrow (SP) + 1$
DCX B	1	1	$(B) (C) \leftarrow (B) (C) - 1$
DCX H	1	1	$(H) (L) \leftarrow (H) (L) - 1$
DCX D	1	1	$(D) (E) \leftarrow (D) (E) - 1$
DCX SP	1	1	$(SP) \leftarrow (SP) - 1$
CMA	1	1	$(A) \leftarrow \overline{(A)}$ The content of accumulator is complemented. The condition flip-flops are not affected.

Mnemonic	Bytes	Cycles	Description of Operation
STC	1	1	(Carry) $\leftarrow$ 1 Set the carry flip-flop to 1. The other condition flip-flops are not affected.
CMC	1	1	(carry) $\leftarrow$ $\overline{\text{carry}}$ The content of carry is complemented. The other condition flip-flops are not affected.
DAA	1	1	Decimal Adjust Accumulator The 8-bit value in the accumulator containing the result from an arithmetic operation on decimal operands is adjusted to contain two valid BCD digits by adding a value according to the following rules: <div style="text-align: center;"> <math display="block">\begin{array}{c} 7 \text{---} 4 \quad 3 \text{---} 0 \\ \boxed{\text{X}} \quad \boxed{\text{Y}} \\ \text{Accumulator} \end{array}</math> </div> <p>If (Y <math>\geq</math> 10) or (carry from bit 3) then Y = Y + 6 with carry to X digit.  If (X <math>\geq</math> 10) or (carry from bit 7) or [(Y <math>\geq</math> 10) and (X = 9)] then  X = X + 6 (which sets the carry flip-flop).  Two carry flip-flops are used for this instruction. CY<sub>1</sub> represents the carry from bit 3 (the fourth bit) and is accessible as a fifth flag. CY<sub>2</sub> is the carry from bit 7 and is the usual carry bit.  All condition flip-flops are affected by this instruction.</p>
SHLD <B <sub>1</sub> > <B <sub>2</sub> >	3	5	[<B <sub>1</sub> > <B <sub>2</sub> >] $\leftarrow$ (L), [<B <sub>1</sub> > <B <sub>2</sub> > + 1] $\leftarrow$ (H) Store the contents of registers H and L into the memory location addressed by byte two and byte three of the instructions.
LHLD <B <sub>1</sub> > <B <sub>2</sub> >	3	5	(L) $\leftarrow$ [<B <sub>1</sub> > <B <sub>2</sub> >], (H) $\leftarrow$ [<B <sub>1</sub> > <B <sub>2</sub> > + 1] Load the registers H and L with the contents of the memory location addressed by byte two and byte three of the instruction.
EI	1	1	Interrupt System Enable
DI	1	1	Interrupt System Disable The Interrupt Enable flip-flop (INTE) can be set or reset by using the above mentioned instructions. The INT signal will be accepted if the INTE is set. When the INT signal is accepted by the CPU, the INTE will be reset immediately. During interrupt enable or disable instruction executions, an interrupt will not be accepted.
INR M	1	3	[M] $\leftarrow$ [M] + 1. The content of memory designated by registers H and L is incremented by one. All of the condition flip-flops except carry are affected by the result.
DCR M	1	3	[M] $\leftarrow$ [M] - 1. The content of memory designated by registers H and L is decremented by one. All of the condition flip-flops except carry are affected by the result.



## 2. MOD 80, an 8080 Based Modular Micro Computer

The MOD 80 is a modular 8080 based prototyping system. This hardware in conjunction with the MONITOR 80 software described in section 3 allows the user to establish his own hardware/software system to cater to his particular requirements.

The MOD80 uses the same backplane, TTY I/O, ROM and RAM boards as the MOD8 system.


The 8080 CPU board MOD80-1 plugs into the same backplane slot as was previously occupied by the MOD8-3 buffer board. The buffering of the 8080 address and data lines is accomplished on the MOD80-1 CPU board. The slot previously occupied by the MOD8-1 CPU board is now loaded with a simple jumper

board. The function of this jumper board is to tailor the backplane to the 8080 CPU rather than the 8008 CPU.

The MOD80 system is available from:

MODUCOMP INC.  
75 CALIFORNIA AVENUE,  
BROCKVILLE,  
ONTARIO,  
CANADA K6V5Y6.

**MOD80 System Configuration**



## 2.1 MOD 80-1 Detailed CPU Board Description

The 8080 microprocessor (11) on this board requires 2 phase non-overlapping clocks. The clocks are generated using 2x74123 monostables. 15A and 15B are cascaded with Q of 15B connected back to A of 15A. This forms an oscillator with a period equal to the sum of the delays of 15A and 15B. The Q output of 15B drives the positive edge trigger input of 14A and the negative edge trigger input of 14B. The  $\bar{Q}$  output of 14A provides a high level  $\phi 1$  pulse to the CPU via a 7416 open collector inverter with a 360 $\Omega$  pull up to +12V. Similarly  $\phi 2$  is derived from the  $\bar{Q}$  output of 14B. The delay of 14A determines the  $\phi 1$  pulse width and the delay of 14B the  $\phi 2$  pulse width. The system clock rate is memory limited to an effective CPU clock rate of 1 MHz.

$\phi 1$ width	$120\text{ns} + t_r @ 15\text{ns}$ and $t_f @ 15\text{ns}$	= 150ns
$\phi 1$ $\phi 2$ interval		= 120ns
$\phi 2$ width	$300\text{ns} + t_r @ 15\text{ns}$ and $t_f @ 15\text{ns}$	= 330ns
$\phi 2$ to $\phi 1$ interval		= 400ns
Total = Clock cycle time		= 1 $\mu\text{s}$ .

INTA and INTB are the inputs from a biased push button switch. INTA is normally grounded, but when the reset button is pressed INTB is grounded instead. This causes the cross coupled inverters (13) to toggle and the input to the CPU RESET terminal to switch from low to high for the duration that the push button remains depressed. Thus, pushing the reset button applies a de-bounced reset pulse to the CPU, causing it to start execution at location zero.

The SYNC and  $\phi 1$ TTL are combined in a 2 input NAND gate (5) inverted (9) and applied to the enable pins of a 74100 eight bit latch (12). The inputs to 12 are DB0 thru DB7. At the start of each machine cycle the 8080 outputs a SYNC signal. When the SYNC signal and  $\phi 1$  are both high the information on the data bus is status information from the CPU defining what type of machine cycle is to be initiated.

Although all the status bits are latched, only the following are used to derive control signals on this card.

INTA	Acknowledge signal for INTERRUPT request.
OUT	Indicates the machine cycle will output information to an output port.
INP	Indicates the machine cycle will input information from an input port.
MEMR	Indicates that the data bus will be used for memory read data.

MEMR is combined with the buffered (9) DBIN signal from the CPU (DBIN high indicates that the required data bus flow is into the CPU.) The NAND combination (5) of DBIN and MEMR is inverted (4) to provide system control signal MRE, which is valid or high when the CPU wishes to read from memory.

INTA is NAND combined with DBIN (10) to provide system control signal  $\bar{I}BS$ , which is low or valid when the CPU has been interrupted and is expecting an interrupt vectoring single byte instruction (e.g. RST, Restart instruction) to be gated onto the data bus.

INP is NAND combined with DBIN (10) to provide system control signal INP, which is low or valid when the CPU wants to input information from an input port.

OUT is NAND combined with the inverted  $\bar{WR}$  signal (9) from the CPU to provide system control signal  $\bar{OUT}$  which is low or valid when the CPU wants to output information to an output port.

The system control signal  $\bar{OUT}$  is in turn NAND combined with  $\bar{WR}$  to form system control signal  $\bar{WRITE}$ , which is valid or low when the CPU want to write into RAM memory.

The HOLDA signal from the CPU is double buffered (9) to provide HOLDA and  $\bar{HOLDA}$  control signals. HOLDA or Hold Acknowledge is valid or high when the CPU has received a HOLD input high and has completed its current machine cycle. When the HOLDA signal goes high, all the address buffers for A0 thru A15 (6, 7, 8), will go into the high impedance output state. This isolates the CPU from the system address bus allowing DMA. Similarly when  $\bar{HOLDA}$  is low, all the data bus buffers for D0 thru D7, (1, 2, 3) will go into the high impedance output state.

This isolates the CPU from the system data bus allowing DMA.


Whereas the address buffers (6, 7, 8) are 16Bit unidirectional out from the CPU, the data bus buffers (1, 2, 3) are 8Bit bidirectional. The direction of data flow through the data bus buffers is determined by the DBIN control signal. When DBIN is high, data flows from the system data bus into the CPU. When DBIN is low, data flows from the CPU onto the system data bus.

The WAIT, HOLD, INT and INTE signals are also brought off the CPU card.


The -5V VBB supply is derived from -9V via a 68 $\Omega$  resistor and a 5V zener diode.



# MOD 80-1 (CPU) Circuit Schematic



# MOD 80-1 (CPU) Circuit Schematic






**MOD80-1 8080 CPU Board**

2	74123	Dual Monostable	2.00
1	74100	8 Bit Latch	2.15
1	7416	Quad Open Collector Inverter	.45
1	8080	CPU	24.00
2	7400	Quad 2 Input Nand	.50
2	7404	Hex Inverter	.50
6	8097 <sup>OR</sup> (74367)	Hex Tri-state Buffer (SN74367)	
3		10 $\mu$ f electrolytic capacitor	
1	IN751A	5-1v zener diode	.20
1		68 $\Omega$ 1/2 watt resistor	.49
2		360 $\Omega$ 1/2 watt resistor	
1		10K $\Omega$ 1/4 watt resistor	
3		1K $\Omega$ 1/4 watt resistor	
4		20K $\Omega$ trimpot	2.00
4		100pf capacitor	1.00
1		.33 $\mu$ f capacitor	.50
		0.1 $\mu$ f	


## MOD 80-1 Printed Circuit Card





## Backplane Configured for 8080 CPU

This is the same backplane as is used with the 8008 C.P.U., but the MOD80-1 CPU board resides in slot 3 and the jumper board in slot 2 as shown



CARD SIDE UP







### 3. Monitor 80 Users Guide

The hardware configuration described above is not directly useable for system development without a compatible software package. The MONITOR 80 software package described in this section was specifically designed to facilitate the writing and debugging of user applications programs. The MONITOR 80 software resides in ten 1702A PROM's on two MOD 8-4 boards, and allows symbolic loading and dumping of user programs plus editing and manipulation facilities. Communication with the prototyping system is carried out via a standard teletype equipped with a paper tape reader and punch. The system is initialised by pressing the system reset push button. This causes execution to start at address zero. This is the start address of the MONITOR 80 software which causes the teletype to respond with a CRLF and 6 dashes followed by a CRLF.

The MONITOR 80 software is now ready to load symbolic program input or accept one of the following utility commands:

LOC	(set current location pointer)
DLP	(display current location pointer)
DPS	(dump symbolic)
LDO	(load octal)
DPO	(dump octal)
EDT	(enter edit mode)
XQT	(initiate program execution)
CPY	(copy routine)
TRN	(translate routine)
SBP	(set break-point)
CBP	(clear break-point)
PRG	(program PROM)

#### 3.1 Addressing

The memory in the MOD80 system is organized into banks. Each bank is 0 to 377 octal (256 decimal) bytes in length. When communicating with MONITOR 80 the addresses take the following form:

$N_5N_4N_3N_2N_1N_0$

$N_0 - N_5$  are octal digits with the following significance:

$N_5N_4N_3$  = Memory bank number (000 to 377 possible)

$N_2N_1N_0$  = Byte location within bank (000 to 377 possible)

In addition the PROM programming station may be interrogated by typing in P000 through P377 to specify any byte locations within the memory bank represented by the PROM in the programming station.

#### 3.2 LOC (set current location pointer)

All data entry and manipulation is done at the address indicated by the current location pointer (CLP). The pointer value is stored and used by the monitor software. After each machine instruction is entered the CLP is updated to point at the next available memory location. The two pseudo operators LOC and DLP allow the user to preset and display the current location

pointer. When LOC  $\Lambda$  is typed the machine responds with CRLF and prints an asterisk \* on the new line. (throughout this text  $\Lambda$  denotes a space) The user must then specify a six digit address (see addressing). After the last address digit has been entered machine responds with CRLF and the current value of the low order half of the CLP followed by a /.

#### 3.3 DLP (display current location pointer)

If the user wishes to display the CLP, he may type in DLP  $\Lambda$ . The machine responds by typing out the CLP and then performs a

CRLF types out the low order half of the CLP followed by / and waits for the next instruction.

#### 3.4 Symbolic Program Input

Once the CLP has been initialised, the user may type in his program. After each mnemonic instruction or argument a space should be entered. If this instruction requires an argument this should now be typed in. If the instruction requires two arguments they should be separated by a comma. After each instruc-

tion has been entered, the machine will respond with a CRLF followed by the low order half of the CLP and a /. The next instruction may then be entered. After each entry the CLP is automatically updated to point to the next available location.

#### 3.5 DPS (dump symbolic)

A symbolic listing is generated by typing DPS  $\Lambda$ . The machine will respond with a CRLF and a \* (this is the prompter indicating that the machine requires further address information). The user must now type in the initial and final address, defining the block of code to be dumped. These two addresses must be entered as a 6 digit split octal number (see addressing). When the initial address has been entered, the machine responds with a blank and awaits the final address. When the final address has been entered

the machine responds with 2 CRLF's and commences listing. The listing includes the current memory address, the octal instruction and the mnemonic. For a multi-byte instruction the listed address is that of the first byte of the instruction. Any data fields associated with the instruction (immediate data), addresses, I/O port numbers or restart addresses will be printed following the mnemonic.

#### 3.6 LDO (load octal)

Typing LDO  $\Lambda$  will initiate the octal load routine. As in the dump routine, the machine waits for two octal addresses. It then outputs a CRLF and will begin reading in from the keyboard or tape reader. Each line which contains data must have a / symbol to the left of the data field. Each 3 digit octal value which follows/

is interpreted as data. Leading zeros must be included and value must be preceded by at least 1 blank. Any data to the right of the first / is ignored (note that this is usually the addresses generated by the DPO routine). When the final address specified has been filled, the routine returns to the monitor.



### 3.7 DPO (dump octal)

The dump routine will list 8 three digit octal values per line. Each line is started by the current address followed by a /. The user must specify the starting and ending address. When a DPO  $\Lambda$  is typed the machine will respond with a CRLF\*. The first valid octal digit (0-7) typed will be interpreted as the beginning of the

"initial address". (see addressing) After N0 has been entered the machine will respond with a space. Next the ending address must be typed. After both addresses are entered the machine will start the dump. It will continue until it has typed the final location and then return to the controller.

### 3.8 EDT (enter edit mode)

The edit mode is entered by typing EDT. The editor responds with a CRLF\*. The user must now enter the address at which he wishes to edit (CLP). The editor is now ready to accept one of the following commands:

nnn	where nnn is a three digit octal value to be loaded into memory
$\Lambda$	display memory value
$\uparrow$	decrement the current location pointer
*AAAAAA	redefine the current location pointer with the value AAAAAA
@	equivalent to XQT
R	return to the monitor

If data is to be loaded it must immediately follow the / symbol. An invalid symbol will cause a CRLF with the CLP retyped. The nnn value is assembled as an 8 bit word and stored in the memory. Attempting to write a ROM address will not be flagged, yet the data will not (cannot) be written.

If a blank is entered after the / the current memory location will be displayed. Two options are then available:

- nnn replace the current value with nnn
- any other editor command

### 3.9 XQT (initiate program execution)

The XQT command allows the user to start the execution of his program. Following the typing of XQT  $\Lambda$  the machine will respond with CRLF\* and wait for the starting address of the pro-

gram. The user may return to monitor by including a RST 000 (restart) at the end of his routine.

### 3.10 CPY (copy routine)

Typing a CPY  $\Lambda$  will initiate a copy of a block of memory. The machine will respond with CRLF\* and wait for the new start address where the block is to be copied to. The machine then responds with a further CRLF\* and waits for the original start address and end address (defining the block to be moved). After the third address has been entered, the entire block specified will

be copied unchanged starting at the new address. When the copy has been completed control returns to the monitor. It should be noted that the copy may be made from one part of memory to another part of memory even though these parts overlap.

### 3.11 TRN (translate routine)

Typing TRN  $\Lambda$  when in the monitor mode initiates the translate. This routine is intended to allow relocation of a working program. After typing TRN  $\Lambda$  the machine will respond with CRLF\* and wait for an address. This address indicates the beginning of the block of code to be operated on. After entry of this address the

machine again responds with CRLF\* and waits for an address. This address indicates the new start address to which the code will be relocated. The machine again responds with CRLF\* and now waits for two further addresses. These addresses are the start and finish addresses from which the block of code originated.

### 3.12 SBP (set break-point)

Break-points allow the tracing of program flow during its execution. If a RST 010 command is encountered during program execution the monitor software will print out the contents of the A B C D E H and L registers, the memory contents addressed by the H and L registers and the CY2, P, CY1, Z, S flags.

The SBP command inserts a RST 010 command at the address specified by the user. The address at which the break-point is inserted and the instruction originally found there is retained by the monitor. Before setting subsequent break-points, the monitor will first restore data at the previous break-point location.

### 3.13 CBP (clear break-point)

The CBP command will restore the data at the present break-point location.



### 3.14 PRG (program PROM)

The monitor software also contains the facility for controlling a pROM programming station if one is attached to the system. The programming routine is entered by typing PRG Λ. The programming routine will allow programming a pROM with data presently located in memory. An initial and final address must be specified. The routine will program the data from specified location to the corresponding word location within the PROM.

e.g. 010177 Location 177 of the PROM

To accommodate 1602A/1702A devices it is necessary to change the programming duty cycle from 2% to 20%. After receiving the initial and final address to be programmed the programming routine will respond with CR/LF "%". The user must then type an "A" or "N" to determine the timing loop. Typing A will give a program pulse duty cycle of 20% for 1702A types and an "N" gives approximately 2% duty cycle for normal devices. There is no check for validity of the constants entered and under no condition should standard devices be programmed with excessive duty cycles.

The programming routine will first check if the PROM data is equal to the program data. If the byte patterns are identical the routine proceeds to the next address. If the location must be programmed the device is hit with a single program pulse and the data is again checked against the desired data. When the data is finally read as being valid, after B program pulses, the device is hit with an additional 4 x B program pulses.

It should be noted that attempting to program a standard device using 1602A/1702A timing (20% duty cycle) will destroy the device. Note also that the unprogrammed state for an A series device is all lows whereas for standard devices it is all highs.

### 4. Monitor 80 Software Structure and Listing

The MONITOR 80 software consists of three main parts. The first part from address 000000 to 003320 includes all the routines used by the octal editor.

The second part (005143 to 007362) consists of the symbolic routines i.e. the routines dealing with symbolic loading and dumping of the users program.


The last part consists of three independent routines: CPY (copy), TRN (translate) and PRG (Program PROM)

Pressing the reset button will initiate execution at address 000000. After clearing various flags and printing----- MONITOR 80 waits for a character from the TTY. As characters are entered from the TTY, they are stored. The end of instruction or command is detected when a non-alphabetical character is entered.

As soon as this has happened, the system determines whether 2, 3 or 4 letters have been typed in, and tries to match these letters with the ASC II characters stored in the 2, 3 or 4 letter tables stored at locations 003321 to 005142.

003327 - 004007 4 letter table  
004010 - 004064 2 letter table  
004065 - 004110 the argument table  
004111 - 004216 the command table  
004216 - 005142 3 letter table

The format of the 2, 3, 4 letter tables is as follows:-



### Control A

Included in the TTY input routine is a check for the CTRL A. Depressing the CTRL button and A key simultaneously will cause the machine to immediately return to the monitor routine, and is equivalent to a monitor restart.


### Rubout

Octal data input routines will accept a rubout command. Each time the rubout key is pressed a ← symbol is printed and a character is deleted. Typing two rubouts will delete two characters etc. The rubout routine for octal values will "back space" only to the beginning of the field. Data is presented by 1 field (or byte) whereas addresses are represented by two bytes (fields). The routine will type a ← for each rubout until it reaches the beginning of the field where it will accept a rubout but will not type any symbol and will not continue to back space.

The MONITOR 80 software with the facilities as outlined above uses locations 000000 through 007377 and 020000 through 021360 for ROM. In addition the MONITOR 80 software requires locations 010000 through 010077 as scratch pad RAM area.

The entire MONITOR 80 software package is listed below with comments.

Machine code



The two control bits hold information about the number of arguments in the following way:-

- First letter: 0 - no argument  
1 - 1 argument, destination  
2 - 2 argument  
3 - 1 argument, source
- Second letter: 0 - no data byte  
1 - 1 data byte  
2 - 2 data bytes
- Third letter: 0 - normal instruction  
1 - exception  
2 - 4 letter instruction  
3 - 4 letter instruction and exception

Exceptions are DAD, DCX, and LDAX instructions.

Command table format is as follows for these:-

First letter	ASC II
Second letter	ASC II
Third letter	ASC II
	L.S. address byte
	M.S. address byte

These determine the address where the command routine is stored.

If the system does not find a match between the instruction or command typed in, and the ASC II characters within the table, it will print "?" and wait for a new entry.

## 4.1 Interrupts

Six vectored interrupts are available to the user. They are activated by jamming a RST 020 thru RST 070 instruction on the Data Bus during an acknowledged interrupt.

Suppose a RST 020 instruction is jammed on the Data Bus. The Program Counter is stored in the Stack, the Stack is pushed down by two bytes, and the Program Counter is set to 000020. So, the program was interrupted and now continues execution at address 000020. There it sees the call to the Save routine, so all registers

are saved in the Stack. Then the H,L registers are loaded with the contents of locations 010000 and 010001, which should contain the address of the Interrupt service routine. The next instruction is an indirect jump to the location pointed at by H,L. The last instruction of the Interrupt service routine should be Call 000373 i.e. call the Restore routine. This will load all registers and flags with their original values. A RET instruction will then return control to the Interrupted program.

Locations where the addresses of the Interrupt service routines are stored:—

RST 020      010100, 010101  
RST 030      010102, 010103  
RST 040      010104, 010105  
RST 050      010106, 010107  
RST 060      010110, 010111  
RST 070      010112, 010113

This implies that the memory available to the user starts at 010114 if the Interrupts are used, and 010100 if no Interrupts are used. Locations 010000 to 010077 are used by MONITOR 80.

These locations are used as follows:

Address		Routine which uses it
010000	CLP, L.L	Many Routines
010001		
010002	U.L	Many Routines
010003		
010004	New Range	CPY, TRN
010005		
010006	Where the program is now	TRN only
010007		
010007	Also PROM programmer buffer	Set H,L to CLP routine
010010	I/O flag; TTY is 000	Input TTY routine
010011	Exception flag	DPS, LDS, TRN
010012	MMM+(U.L-L.L)	TRN Routine
010013		
010013	Also I/O Buffer	TTY O/P
010014	A,L store	Save Routine
010015		
010014	Also move up flag	TRN Routine
010016	PROM Programmer flag	Many Routines
010016	Also code in TRN	
010017	Breakpoint address	SBP, CBP routine
010020		
010021	Breakpoint — byte stored	
010022	Breakpoint flag	
010023	Data I/P buffer	LDS routine
010024	RST byte buffer	LDS routine
010023	U.L-L.L	TRN routine
010024		
010027	Argument flag	LDS routine
010030	Table Flag	LDS routine
010031	Empty	Possible S.P.
010034		
010035)		
)		
)	S.P.	
010077)		



## 4.2 Subroutine Index

List of useful subroutines used by MONITOR 80 which are available to the user.

Start Address	Name	Description	Remark
000357	Save	Will save the contents of all registers plus flags in the stack	Uses the location 010014 010015
000373	Restore	Will restore contents of all registers and flags	
001001	TTY In	Will input the character from TTY into A register	Uses 010013
001117	Timing Loop	General purpose delay	
001133	TTY Out	Output the character in A register on TTY	Uses 110013 Check 010010
001241	I/P Byte	Inputs octal byte to memory addressed by H, L	
001313	O/P Space	Outputs blank character on TTY	
001323	O/P Bytes	Outputs the octal contents of memory addressed by H, L onto TTY	
001355	O/P CR/LF	Output carriage Return/Line Feed	
001372	O/P /	Output /	
003260	O/P with Loop	A registers hold ASCII code, B registers hold number of repetitions	

The following is a complete commented listing of the MONITOR 80 software package.

```

000000/ 076 MVI    A    001    IDLE TTY
000002/ 323 OUT     024    -
000004/ 303 JMP     000100    CONTINUE ELSEWHERE
000007/ 000 NOP
000010/ 345 PUSH    H
000011/ 041 LXI     H    010023    SAVE H,L.      RST 010;BRK.PT.EXEC
000014/ 157 MOV     M A
000015/ 303 JMP     003160    SET T0 PRINT BUFFER(PB)
000020/ 315 CALL    000357    ACC T0 PB
000023/ 052 LHLD    010100    CONT ELSEWHERE
000026/ 351 PCHL
000027/ 000 NOP
000030/ 315 CALL    000357    SAVE.          RST 020
000033/ 052 LHLD    010102    INDIRECT JUMP T0 LOC POINTED
000036/ 351 PCHL      010102,010103    BY CONTENT OF 010100,010101
000037/ 000 NOP
000040/ 315 CALL    000357    RST 030
000043/ 052 LHLD    010104    IND.JMP.POINTED BY
000046/ 351 PCHL      010102,010103
000047/ 000 NOP
000050/ 315 CALL    000357    RST 040
000053/ 052 LHLD    010106
000056/ 351 PCHL
000057/ 000 NOP
000060/ 315 CALL    000357    RST 050
000063/ 052 LHLD    010110
000066/ 351 PCHL
000067/ 000 NOP
000070/ 315 CALL    000357    RST 060
000073/ 052 LHLD    010112
000076/ 351 PCHL
000077/ 000 NOP
000100/ 323 OUT     026    RST 070
000102/ 041 LXI     H    010100    DISABLE R.C.,STOP PROGRAMMER
000105/ 371 SPHL
000106/ 076 MVI     A    000    SET S.P
000110/ 062 STA     010010    -
000113/ 062 STA     010011    CLEAR TTY I/O,PRG,
000116/ 062 STA     010016    EXCEPTION FLAGS
000121/ 076 MVI     A    055    -
000123/ 006 MVI     B    006    O/P -----

```

(OUTPUT WITH LOOP)

000125/ 315 CALL		003260
000130/ 315 CALL		001355
000133/ 315 CALL		003277
000136/ 312 JZ		000133
000141/ 346 NDI		077
000143/ 117 MOV	C A	
000144/ 315 CALL		003277
000147/ 322 JNC		006070
000152/ 346 NDI		077
000154/ 127 MOV	D A	
000155/ 315 CALL		003277
000160/ 322 JNC		000250
000163/ 346 NDI		077
000165/ 137 MOV	E A	
000166/ 315 CALL		003277
000171/ 322 JNC		000221
000174/ 315 CALL		003277
000177/ 332 JC		006070
000202/ 041 LXI	H	003321
000205/ 006 MVI	B	013
000207/ 315 CALL		005166
000212/ 043 INX	H	
000213/ 302 JNZ		000207
000216/ 303 JMP		006070
000221/ 041 LXI	H	004111
000224/ 006 MVI	B	016
000226/ 315 CALL		000270
000231/ 043 INX	H	
000232/ 302 JNZ		000226
000235/ 006 MVI	B	065
000237/ 315 CALL		000300
000242/ 302 JNZ		000237
000245/ 303 JMP		006070
000250/ 041 LXI	H	004010
000253/ 006 MVI	B	017
000255/ 132 MOV	E D	
000256/ 121 MOV	D C	
000257/ 315 CALL		000306
000262/ 302 JNZ		000257
000265/ 303 JMP		006070
000270/ 315 CALL		000314
000273/ 136 MOV	E M	
000274/ 043 INX	H	
000275/ 126 MOV	D M	
000276/ 353 XCHG		
000277/ 351 PCHL		
000300/ 315 CALL		000314
000303/ 303 JMP		005143
000306/ 315 CALL		000323
000311/ 303 JMP		005175
000314/ 315 CALL		000352
000317/ 271 CMP	C	
000320/ 302 JNZ		000343
000323/ 315 CALL		000352
000326/ 272 CMP	D	
000327/ 302 JNZ		000344
000332/ 315 CALL		000352
000335/ 273 CMP	E	
000336/ 302 JNZ		000345
000341/ 136 MOV	E M	
000342/ 311 RET		
000343/ 043 INX	H	
000344/ 043 INX	H	
000345/ 043 INX	H	
000346/ 063 INX	SP	
000347/ 063 INX	SP	
000350/ 005 DCR	B	
000351/ 311 RET		
000352/ 076 MVI	A	077

CR/LF

I/P NONBLANK, FIRST LETTER

-

MASK

STORE IN C

I/P ALPHABETIC, SECOND LETTER

-

MASK

STORE IN D

I/P ALPHABETIC, THIRD LETTER

-

MASK

STORE IN E

I/P ALPHABETIC, FOURTH LETTER-

-

I/P NONALPHABETIC

-

SET H, L TO 4 LET. TABLE. 4 LET.

INSTR COUNT DEC.

SWEEP 4 LETTER TABLE CONTROLLER

NO MATCH, GO TO NEXT

SET OF BYTES

END OF 4 LET. TABLE, ERROR

SET H, L TO REG. OF COMMAND TABLE

SET UP COUNT

CALL 3 LET. MATCH, IF NO

MATCH, GO TO NEXT BYTE

NOT END OF TABLE, TRY AGAIN

NOT COMMAND, SET COUNT TO 3 LET INS. T

CALL 3 LET INST MATCH

NOT END, TRY AGAIN

END OF TABLE, ERROR

SET H, L TO 2 LET. TABLE

SET UP COUNT

SHIFT

-

CALL 2 LET. MATCH

NO MATCH, TRY AGAIN

END OF TABLE, ERROR

CALL 3 LET. MATCH

MATCH FOUND, LOAD

JUMP ADDR. TO D, E

-

INDIRECT JMP

-

CALL 3 LET. MATCH

MATCH FOUND, CONT ELSEWHERE

2 LET MATCH

MATCH FOUND, CONT ELSEWHERE

MASK, INCREMENT H, L

THIRD LETTER EQUAL TO TAB?

NO, JMP

YES, GO TO SECOND LETTER

SECOND LETTER EQUAL?

NO

YES, GO TO FIRST LETTER

LAST LETTER EQUAL?

NO

YES, MOVE CODE TO E

SET SP

-

COUNT INSTR.

MASK



## SUBROUTINE

000354/ 246 NDA	M		
000355/ 043 INX	H		
000356/ 311 RET			
→ 000357/ 042 SHLD		010014	SAVE H,L TEMPORARILY
000362/ 343 XTHL			EXCH. H,L AND SP
000363/ 365 PUSH	PSW		SAVE REGISTERS
000364/ 305 PUSH	B		
000365/ 325 PUSH	D		
000366/ 345 PUSH	H		
000367/ 052 LHLD		010014	RESTORE H,L
000372/ 311 RET			
→ 000373/ 341 POP	H		RESTORE
000374/ 321 POP	D		SUBR.
000375/ 301 POP	B		
000376/ 361 POP	PSW		
000377/ 343 XTHL			
001000/ 311 RET			
→ 001001/ 315 CALL		000357	SAVE REG
001004/ 072 LDA		010010	TTY I/P?
001007/ 376 CPI		000	
001011/ 302 JNZ		000000	
001014/ 015 MVI	C	367	BIT COUNT
001016/ 074 INR	A	026	ENABLE R.C.
001017/ 323 OUT		000	
001021/ 333 IN			WAIT FOR START PULSE
001023/ 017 RRC			
001024/ 322 JNC		001021	
001027/ 076 MVI	A	000	DISABLE R.C.
001031/ 323 OUT		026	
001033/ 041 LXI	H	001040	SET TIME CONSTANT (T.C.)
001036/ 315 CALL		001117	TIMEOUT 4.05 MSEC
001041/ 051 DAD	H		DOUBLE T.C.
001042/ 333 IN		000	I/P BIT
001044/ 057 CMA			COMPLEMENT
001045/ 323 OUT		024	ECHO
001047/ 037 RAR			ROT. INTO POSITION
001050/ 170 MOV	A B		
001051/ 037 RAR			
001052/ 107 MOV	B A		
001053/ 315 CALL		001117	TIMEOUT 9.1 MSEC
001056/ 014 INR	C		COUNT BIT
001057/ 302 JNZ		001042	NOT LAST, LOOP
001062/ 076 MVI	A	001	IDLE TTY
001064/ 323 OUT		024	
001066/ 051 DAD	H		DOUBLE T.C.
001067/ 315 CALL		001117	TIMEOUT 18.2 MSEC
001072/ 170 MOV	A B		MASK PARITY
001073/ 346 NDI		177	
001075/ 062 STA		010013	PUT INTO TEMP. STORE
001100/ 315 CALL		000373	RESTORE REG.
001103/ 072 LDA		010013	TEST FOR TAPE LEADER
001106/ 376 CPI		000	
001110/ 312 JZ		001001	
001113/ 376 CPI		001	TEST FOR CTRL A
001115/ 300 RNZ			
001116/ 307 RST		000	IF CTRL A, GO TO REG. OF MON.
→ 001117/ 345 PUSH	H		TIMING
001120/ 044 INR	H		LOOP
001121/ 055 DCR	L		
001122/ 302 JNZ		001121	
001125/ 045 DCR	H		
001126/ 302 JNZ		001121	
001131/ 341 POP	H		
001132/ 311 RET			
→ 001133/ 315 CALL		000357	SAVE REG.
001136/ 016 MVI	C	370	TTY O/P
001140/ 062 STA		010013	COUNTER
001143/ 072 LDA		010010	MOVE TO I/O BUFFER
001146/ 376 CPI		000	TTY I/P TEST
001150/ 302 JNZ		000000	
001153/ 323 OUT		024	START TTY

SAVE  
SUBR.RESTORE  
SUBR.I/P TTY  
SUBR.-  
BIT COUNT  
ENABLE R.C.-  
WAIT FOR START PULSE-  
DISABLE R.C.-  
SET TIME CONSTANT (T.C.)  
TIMEOUT 4.05 MSEC  
DOUBLE T.C.  
I/P BIT  
COMPLEMENT  
ECHO  
ROT. INTO POSITION-  
TIMEOUT 9.1 MSEC  
COUNT BIT  
NOT LAST, LOOP  
IDLE TTY-  
DOUBLE T.C.  
TIMEOUT 18.2 MSEC  
MASK PARITY-  
PUT INTO TEMP. STORE  
RESTORE REG.  
TEST FOR TAPE LEADER-  
TEST FOR CTRL AIF CTRL A, GO TO REG. OF MON.  
TIMING  
LOOPSAVE REG.  
COUNTER  
MOVE TO I/O BUFFER  
TTY I/P TEST

START TTY

CALL 03127 (HI)  
201327 (LOW)  
021327 (LOW)USE 000152 for 300  
BAUD

000063 for 600 baud

CALL 201327

27

000063 for 600 BAUD  
000152 for 300 BAUD  
001040 for 110 BAUD.

001155/ 041 LXI H (001040)  
 001160/ 051 DAD H  
 001161/ 072 LDA 010013  
 001164/ 315 CALL 001117  
 001167/ 323 OUT 024  
 001171/ 037 RAR  
 001172/ 014 INR C  
 001173/ 302 JNZ 001164  
 001176/ 315 CALL 001117  
 001201/ 076 MVI A 001  
 001203/ 323 OUT 024  
 001205/ 051 DAD H  
 001206/ 315 CALL 001117  
 001211/ 315 CALL 000373  
 001214/ 311 RET  
 001215/ 315 CALL 001001  
 001220/ 107 MOV B A  
 001221/ 346 NDI 370  
 001223/ 376 CPI 060  
 001225/ 311 RET  
 001226/ 315 CALL 001001  
 001231/ 376 CPI 177  
 001233/ 300 RNZ  
 001234/ 076 MVI A 137  
 001236/ 303 JMP 001133  
 001241/ 315 CALL 000357  
 001244/ 315 CALL 001215  
 001247/ 302 JNZ 001244  
 001252/ 170 MOV A B  
 001253/ 017 RRC  
 001254/ 017 RRC  
 001255/ 346 NDI 300  
 001257/ 107 MOV B A  
 001260/ 315 CALL 001226  
 001263/ 312 JZ 001244  
 001266/ 346 NDI 007  
 001270/ 007 RLC  
 001271/ 007 RLC  
 001272/ 007 RLC  
 001273/ 117 MOV C A  
 001274/ 315 CALL 001226  
 001277/ 312 JZ 001260  
 001302/ 346 NDI 007  
 001304/ 260 ORA B  
 001305/ 261 ORA C  
 001306/ 167 MOV M A  
 001307/ 315 CALL 000373  
 001312/ 311 RET  
 001313/ 365 PUSH PSW  
 001314/ 076 MVI A 040  
 001316/ 315 CALL 001133  
 001321/ 361 POP PSW  
 001322/ 311 RET  
 001323/ 315 CALL 001313  
 001326/ 176 MOV A M  
 001327/ 007 RLC  
 001330/ 007 RLC  
 001331/ 346 NDI 003  
 001333/ 315 CALL 001350  
 001336/ 176 MOV A M  
 001337/ 017 RRC  
 001340/ 017 RRC  
 001341/ 017 RRC  
 001342/ 315 CALL 001346  
 001345/ 176 MOV A M  
 001346/ 346 NDI 007  
 001350/ 386 ORI 060  
 001352/ 303 JMP 001133  
 001355/ 365 PUSH PSW  
 001356/ 076 MVI A 015  
 001360/ 315 CALL 001133  
 001363/ 076 MVI A 012

SET T.C. (for 110 BAUD)  
 DOUBLE T.C.  
 RESTORE ACC  
 TIMEOUT 9.1 MSEC  
 O/P BIT  
 ROTATE  
 COUNT  
 CONTINUE OUTPUTTING  
 TIMEOUT 9.1 MSEC  
 IDLE TTY  
 -  
 TIMEOUT 18.2 MSEC  
 -  
 RESTORE REG

I/P WITH  
 OCTAL TEST  
 INTO B

I/P WITH  
 RUBOUT

Jump  
 0220A2

PRINT

SAVE REG.

I/P OCT

ROTATE,SAVE IN B

I/P ASCII WITH RUBOUT TEST

MASK,ROTATE,SAVE IN C

I/P ASCII WITH RUBOUT TDST

MASK COMBINE,  
 MOVE TO MEMORY

RESTORE REG.

O/P BLANC

O/P BL  
 O/P FIRST DIGIT

O/P MEMORY  
 BYTE

O/P SEC.DIGIT

O/P LAST DIGIT

O/P CR/LF



001365/ 315 CALL		001133	
001370/ 361 PØP	PSW		
001371/ 311 RET			-
001372/ 365 PUSH	PSW		Ø/P /(SLASH)
001373/ 076 MVI	A	057	
001375/ 315 CALL		001133	
002000/ 361 PØP	PSW		
002001/ 311 RET			-
002002/ 052 LHLD		010000	SET TØ CLP. SET H,L TØ CLP
002005/ 072 LDA		010016	TEST FØR PRG.
002010/ 376 CPI		001	
002012/ 300 RNZ			-
002013/ 175 MØV	A L		YES,PRG.SET TØ PRG.BUFFER
002014/ 041 LXI	H	010007	-
002017/ 323 ØUT		020	Ø/P ADDRESS
002021/ 333 IN		002	I/P BYTE
002023/ 167 MØV	M A		MØVE TØ BUFFER
002024/ 311 RET			
002025/ 315 CALL		002002	SET H,L TØ CLP. Ø/P CLP
002030/ 041 LXI	H	010001	SET TØ M.S.BYTE ØF CLP
002033/ 302 JNZ		002046	NØT PRG,JUMP
002036/ 076 MVI	A	120	Ø/P P(PRØGRAMMER)
002040/ 315 CALL		001133	-
002043/ 303 JMP		002051	
002046/ 315 CALL		001323	PRINT M.S.BYTE ØF ADDRESS
002051/ 053 DCX	H		
002052/ 303 JMP		001326	PRINT L.S.BYTE ØF ADDRESS
002055/ 315 CALL		001355	Ø/P CLP/
002060/ 315 CALL		002025	
002063/ 303 JMP		001372	-
002066/ 315 CALL		002002	Ø/P MEMORY AT CLP
002071/ 303 JMP		001323	-
002074/ 052 LHLD		010000	INCREMENT CLP
002077/ 043 INX	H		
002100/ 042 SHLD		010000	
002103/ 303 JMP		002002	-
002106/ 052 LHLD		010000	DECREMENT CLP
002111/ 053 DCX	H		
002112/ 042 SHLD		010000	
002115/ 303 JMP		002002	-
002120/ 052 LHLD		010000	
002123/ 353 XCHG			CØMPARE CLP
002124/ 052 LHLD		010002	AND UPPER LIMIT
002127/ 172 MØV	A D		
002130/ 274 CMP	H		
002131/ 300 RNZ			
002132/ 173 MØV	A E		
002133/ 275 CMP	L		
002134/ 311 RET			-
002135/ 315 CALL		002120	CØMPARE CLP AND U.L. RANGE
002140/ 302 JNZ		002074	NØT ZERO,INCR.CLP CØNTRØL
002143/ 307 RST		000	END ØF PRØGRAMM,GØ TØ BEG.
002144/ 315 CALL		001355	Ø/P CLP*
002147/ 076 MVI	A	052	
002151/ 315 CALL		001133	-
002154/ 315 CALL		001313	Ø/P BLANC I/P ADDR.TØ MEM
002157/ 315 CALL		001001	I/P ASCII
002162/ 376 CPI		120	=P?
002164/ 312 JZ		002210	YES SET PRG FLAG
002167/ 001 LXI	B	002204	NØ,SET UP NEXT ADDR.-I/P M.S.BYTE
002172/ 305 PUSH	B		
002173/ 315 CALL		000357	SAVE REG.
002176/ 315 CALL		001220	I/P ØCTAL
002201/ 303 JMP		001247	-
002204/ 053 DCX	H		I/P BYTE TØ MEM.-I/P L.S.BYTE
002205/ 303 JMP		001241	-
002210/ 076 MVI	A	001	SET PRØGRAMMER FLAG
002212/ 062 STA		010016	-
002215/ 167 MØV	M A		STØRE P
002216/ 303 JMP		002204	I/P WØRD
002221/ 041 LXI	H	010007	I/P LØC WHERE PRØG. I/P LIMITS

002224/ 315 CALL		002144	IS NOW
002227/ 041 LXI	H	010005	I/P NEW LOC.
002232/ 315 CALL		002144	-
002235/ 315 CALL		002251	Ø/P CR/LF*, I/P NEW CLP
002240/ 041 LXI	H	010003	Ø/P BL., I/P UPPER L.
002243/ 315 CALL		002154	-
002246/ 303 JMP		001355	Ø/P CR/LF, RET
002251/ 041 LXI	H	010001	SET H, L TO CLP DPØ
002254/ 303 JMP		002144	Ø/P CR/LF*, I/P CLP
002257/ 315 CALL		002235	I/P UPPER L., Ø/P CR/LF
002262/ 016 MVI	C	010	SET UP COUNT
002264/ 315 CALL		002055	Ø/P CLP/
002267/ 315 CALL		002002	SET H, L TO CLP
002272/ 315 CALL		001323	Ø/P MEMORY BYTE
002275/ 315 CALL		002135	INCR CLP
002300/ 015 DCR	C		COUNT
002301/ 302 JNZ		002272	LOOP
002304/ 303 JMP		002262	NEW LINE
002307/ 315 CALL		002235	I/P CLP, UPPER L., Ø/P CR/LF
002312/ 315 CALL		001001	I/P ASCII
002315/ 376 CPI		057	WAIT FOR /
002317/ 302 JNZ		002312	-
002322/ 315 CALL		002002	SET H, L TO CLP
002325/ 315 CALL		001001	I/P ASCII, TEST
002330/ 376 CPI		015	FOR CR/LF
002332/ 312 JZ		002312	-
002335/ 315 CALL		001241	I/P BYTE TO MEM.
002340/ 315 CALL		002135	RANGE CONTROL (END?)
002343/ 303 JMP		002325	LOOP
002346/ 315 CALL		002251	I/P CLP
002351/ 315 CALL		002055	Ø/P CLP
002354/ 315 CALL		002002	SET H, L TO CLP
002357/ 315 CALL		002365	PROCESS LINE
002362/ 303 JMP		002351	LOOP
002365/ 315 CALL		001001	I/P ASCII
002370/ 376 CPI		122	R?
002372/ 312 JZ		000000	YES, GO TO BEG.
002375/ 376 CPI		052	*?
002377/ 312 JZ		002251	YES, GO TO I/P CLP ROUTINE
003002/ 376 CPI		100	@?
003004/ 312 JZ		003073	XES, GO TO XQT
003007/ 376 CPI		136	↑?
003011/ 312 JZ		002106	YES, GO TO DECR. CLP
003014/ 376 CPI		040	BLANC?
003016/ 312 JZ		003042	YES, PRINT OCTAL BYTE
003021/ 315 CALL		001220	TEST FOR OCTAL
003024/ 300 RNZ			NOT OCTAL
003025/ 021 LXI	D	003037	I/P BYTE TO MEM.
003030/ 325 PUSH	D		
003031/ 315 CALL		000357	
003034/ 303 JMP		001252	
003037/ 303 JMP		003045	
003042/ 315 CALL		002066	Ø/P MEM AT CLP
003045/ 315 CALL		001001	I/P ASCII
003050/ 376 CPI		137	BACK ARROW?
003052/ 302 JNZ		003063	NØ, JUMP
003055/ 315 CALL		001241	YES, I/P ANOTHER BYTE
003060/ 303 JMP		003045	LOOP
003063/ 376 CPI		040	BLANC?
003065/ 312 JZ		002074	YES, INCR. CLP AND RET.
003070/ 303 JMP		002370	NØ. LOOP
003073/ 315 CALL		001355	CR/LF
003076/ 315 CALL		002251	I/P ADDRESS TO H, L
003101/ 052 LHLD		010000	-
003104/ 351 PCHL			INDIRECT JUMP
003105/ 315 CALL		003135	CLEAR BPT
003110/ 041 LXI	H	010020	SET BRKPOINT
003113/ 315 CALL		002144	SET H, L TO BPT ADDRESS BUFFER
003116/ 052 LHLD		010017	I/P BPT ADDR. TO MEM.
003121/ 176 MOV	A M		SAVE PRØGR. BYTE
003122/ 062 STA		010021	-

LDØ

OCTAL  
EDITOREDITING  
ROUTINES

XQT



003125/ 066 MVI	M	317	INSERT RST 010 INTO PR0G.
003127/ 076 MVI	A	001	SET BPT FLAG
003131/ 062 STA		010022	
003134/ 307 RST		000	-
003135/ 072 LDA		010022	TEST FOR BPT CLEAR BPT
003140/ 376 CPI		001	
003142/ 300 RNZ			-
003143/ 052 LHLD		010017	LOAD H,L WITH BPT ADDR.
003146/ 072 LDA		010021	MOV PR0G BYTE TO ACC
003151/ 167 MOV	M A		MOVE BACK INTO PROGRAMM
003152/ 076 MVI	A	000	CLEAR BPT FLAG
003154/ 062 STA		010022	
003157/ 311 RET			-
003160/ 365 PUSH	PSW		SAVE ACC, FLAGS. EXEC. BPT
003161/ 315 CALL		001323	0/P ACC
003164/ 160 MOV	M B		0/P B
003165/ 315 CALL		001323	-
003170/ 161 MOV	M C		0/P C
003171/ 315 CALL		001323	-
003174/ 162 MOV	M D		0/P D
003175/ 315 CALL		001323	-
003200/ 163 MOV	M E		0/P E
003201/ 315 CALL		001323	-
003204/ 301 POP	B		RESTORE FLAGS, ACC TO B, C
003205/ 321 POP	D		RESTORE H, L TO D, E
003206/ 162 MOV	M D		0/P H
003207/ 315 CALL		001323	-
003212/ 163 MOV	M E		0/P L
003213/ 315 CALL		001323	-
003216/ 353 XCHG			0/P MEM.
003217/ 315 CALL		001323	-
003222/ 171 MOV	A C		FLAGS TO ACC
003223/ 315 CALL		003250	0/P CARRY
003226/ 315 CALL		003244	0/P PARITY
003231/ 315 CALL		003244	0/P CY (CARRY BETWEEN D3, D4)
003234/ 315 CALL		003244	0/P ZERO
003237/ 171 MOV	A C		0/P SIGN
003240/ 315 CALL		003246	
003243/ 307 RST		000	-
003244/ 171 MOV	A C		SHIFT AROUND FLAG BYTE
003245/ 017 RRC			
003246/ 017 RRC			
003247/ 117 MOV	C A		
003250/ 346 NDI		001	
003252/ 315 CALL		001313	
003255/ 303 JMP		001346	-
003260/ 315 CALL		001355	CR/LF 0/P WITH
003263/ 315 CALL		001133	0/P ASCII COUNT LOOP
003266/ 005 DCR	B		COUNT
003267/ 310 RZ			
003270/ 303 JMP		003263	LOOP
003273/ 315 CALL		003135	CLEAR BPT
003276/ 307 RST		000	-
003277/ 315 CALL		001001	I/P ASCII I/P NUMERIC
003302/ 376 CPI		040	BLANC? ALPHABETIC, BLANC
003304/ 305 PUSH	B		SAVE B, C TEST
003305/ 107 MOV	B A		
003306/ 007 RLC			ROTATE M.S. BIT INTO CARRY
003307/ 007 RLC			
003310/ 170 MOV	A B		
003311/ 301 POP	B		RESTORE B, C
003312/ 311 RET			-
003313/ 076 MVI	A	077	ERROR, 0/P ?
003315/ 315 CALL		001133	AND RESTART
003320/ 307 RST		000	-----

FOLLOWING ARE VARIOUS LOOK UP TABLES  
(SEE MONITOR STRUCTURE)

003321/ 003 201 214 014 315 120 025 223  
003331/ 010 375 030 003 210 007 353 023  
003341/ 210 214 004 042 014 210 214 004

003351/ 052 123 024 201 030 072 114 004  
 003361/ 301 030 072 030 003 210 007 353  
 003371/ 030 024 210 014 343 023 020 210  
 004001/ 014 371 020 003 210 014 351 012  
 004011/ 203 332 012 232 312 012 220 362  
 004021/ 012 215 372 003 203 334 003 232  
 004031/ 314 003 220 364 003 215 374 022  
 004041/ 003 330 022 032 310 022 020 360  
 004051/ 022 015 370 011 116 333 005 011  
 004061/ 373 004 011 363 102 370 103 371  
 004071/ 104 372 105 373 110 374 114 375  
 004101/ 115 376 123 376 120 376 101 377  
 004111/ 130 121 124 073 003 114 117 103  
 004121/ 036 006 104 120 117 257 002 114  
 004131/ 104 117 307 002 104 114 120 061  
 004141/ 005 105 104 124 346 002 123 102  
 004151/ 120 105 003 103 102 120 273 003  
 004161/ 104 120 123 100 005 103 120 131  
 004171/ 210 020 124 122 116 275 020 120  
 004201/ 122 107 142 021 020 004 004 000  
 004211/ 000 004 004 000 000 340 003 015  
 004221/ 003 077 215 017 026 177 010 014  
 004231/ 024 166 115 126 011 076 111 016  
 004241/ 022 074 104 003 022 075 301 004  
 004251/ 004 207 301 004 003 217 323 025  
 004261/ 002 227 323 002 002 237 301 016  
 004271/ 001 247 330 022 001 257 317 022  
 004301/ 001 267 303 015 020 277 001 104  
 004311/ 011 306 001 103 011 316 023 125  
 004321/ 011 326 023 102 011 336 001 116  
 004331/ 011 346 030 122 011 356 017 122  
 004341/ 011 366 003 120 011 376 022 014  
 004351/ 003 007 022 022 003 017 022 001  
 004361/ 014 027 022 001 022 037 012 215  
 004371/ 020 303 012 215 003 322 012 216  
 005001/ 032 302 012 220 005 352 012 220  
 005011/ 017 342 003 216 003 324 003 216  
 005021/ 032 304 003 220 005 354 003 220  
 005031/ 017 344 022 005 024 311 022 016  
 005041/ 003 320 022 015 032 300 022 020  
 005051/ 005 350 022 020 017 340 017 125  
 005061/ 024 323 014 204 001 072 120 017  
 005071/ 020 371 023 224 001 062 114 230  
 005101/ 011 071 104 001 104 071 111 016  
 005111/ 030 073 104 003 130 073 003 015  
 005121/ 001 057 023 024 003 067 004 001  
 005131/ 001 047 016 017 020 000 122 023  
 005141/ 024 377

## 4 LETTER TABLE

## 2 LETTER TABLE

## Argument TABLE

## Command TABLE (SEE LIST BELOW)

XQT LOC DPO LDO DAP EDT  
 SBP CBP DPS CPY TRN PRG  
 PTH LDH

120 124 114 000 (PTH  
 360 114 104 110 000 340 003 615

## 3 LETTER TABLE

Com

XQT - 003 073  
 LOC - 006 036  
 DPO - 002 257  
 LDO - 002 307  
 DAP - 006 061  
 EDT - 002 346  
 SBP -  
 CBP -  
 DPS -  
 CPY -  
 TRN -  
 PRG -  
 PTH - 360 000  
 LDH - 340 000

## CONT. OF MONITOR

FOLLOWING ROUTINES DEALS WITH SYMBOLIC INP./OUTP.

005143/ 176 MOV	A M	RST?	RST TEST FOR
005144/ 376 CPI	377	-	LOAD SYMBOLIC
005146/ 302 JNZ	005174	NO, GO TO ARG I/P	
005151/ 041 LXI	H 010024	YES, SET H, L TO RST BUFFER	
005154/ 315 CALL	001241	I/P BYTE	
005157/ 176 MOV	A M	MASK INTO 377	
005160/ 366 ORI	307		
005162/ 137 MOV	E A		
005163/ 303 JMP	005354	CONTINUE IN ARG. I/P	
005166/ 315 CALL	000314	CALL 3 LETTER MATCH	
005171/ 043 INX	H	LOAD MASKED INSTR.	
005172/ 136 MOV	E M	CODE INTO E	
005173/ 053 DCX	H	GO TO FIRST BYTE	
005174/ 053 DCX	H		
005175/ 053 DCX	H		
005176/ 053 DCX	H		
005177/ 176 MOV	A M	MASK, ROTATE, TO GET ARG. BITS	
005200/ 346 NDI	300		
005202/ 007 RLC			
005203/ 007 RLC			



005204/ 043 INX	H		G0 T0 SEC BYTE
005205/ 312 JZ		005302	N0 ARG,G0 T0 INP.DATA
005210/ 075 DCR	A		1 ARG.DEST.,G0 T0 I/P
005211/ 312 JZ		005271	-
005214/ 075 DCR	A		2 ARG.,G0 T0 I/P
005215/ 312 JZ		005255	-
005220/ 315 CALL		005371	ASUME 1 ARG.SOURCE
005223/ 243 NDA	E		MASK ARG INT0 INSTR.BYTE
005224/ 137 MOV	E A		
005225/ 303 JMP		005274	G0 T0 DATA I/P
005230/ 043 INX	H		DEST.SUBROUTINE
005231/ 315 CALL		005371	I/P ARG.
005234/ 107 MOV	B A		EXCEPTION TEST
005235/ 176 MOV	A M		
005236/ 346 NDI		100	
005240/ 170 MOV	A B		
005241/ 312 JZ		005246	-
005244/ 366 ORI		001	
005246/ 007 RLC			ROTATE,MASK INTO BYTE,
005247/ 007 RLC			STORE IN E
005250/ 007 RLC			
005251/ 243 NDA	E		-
005252/ 137 MOV	E A		
005253/ 053 DCX	H		SET H,L T0 BYTE WITH DATA CODE
005254/ 311 RET			
005255/ 315 CALL		005230	I/P DEST.ARG. I/P DEST.,
005260/ 315 CALL		003277	WAIT FOR NONALPHABET. SOURCE ARG
005263/ 332 JC		005260	-
005266/ 303 JMP		005220	I/P SOURCE
005271/ 315 CALL		005230	I/P DEST. I/P DEST.ARG.
005274/ 315 CALL		003277	WAIT FOR NONALPHABET.
005277/ 332 JC		005274	-
005302/ 176 MOV	A M		I/P BYTE WITH DATA CODE I/P DATA
005303/ 041 LXI	H	010023	SET H,L T0 DATA I/P BUFFER
005306/ 346 NDI		300	MASK
005310/ 312 JZ		005354	N0 DATA JUMP
005313/ 007 RLC			1 DATA JUMP
005314/ 322 JNC		005362	-
005317/ 315 CALL		005335	ASSUME 2 DATA BYTES
005322/ 162 MOV	M D		I/P M.S.BYTE
005323/ 315 CALL		002074	-
005326/ 161 MOV	M C		I/P L.S.BYTE
005327/ 315 CAL		002074	-
005332/ 303 JMP		006041	G0 T0 NEXT LINE
005335/ 315 CALL		001241	I/P BYTE T0 BUFFER 2 DATA I/P
005340/ 116 MOV	C M		MOVE T0 C SUBR.
005341/ 315 CALL		001241	I/P BYTE T0 D
005344/ 126 MOV	D M		-
005345/ 315 CALL		002002	SET H,L T0 CLP
005350/ 163 MOV	M E		MOVE INSTR.BYTE T0 MEM.
005351/ 303 JMP		002074	INCR.CLP,RET
005354/ 315 CALL		005345	N0 DATA,MOVE INSTR.
005357/ 303 JMP		006041	BYTE T0 MEM.,G0 T0 NEXT LINE
005362/ 315 CALL		005341	1 DATA BYTE
005365/ 112 MOV	C D		-
005366/ 303 JMP		005326	
005371/ 315 CALL		003277	WAIT FOR
005374/ 322 JNC		005371	ALPHABETICAL MATCH ARG.
005377/ 305 PUSH	B		LETTER
006000/ 001 LXI	B	004065	SAVE B,C
006003/ 315 CALL		006012	SET T0 ARG TABLE
006006/ 003 INX	B		SWEEP TABLE T0 FIND CODE
006007/ 012 LDAX	B		G0 T0 ARG CODE BYTE
006010/ 301 POP	B		MOVE T0 ACC
006011/ 311 RET			RESTORE B,C
006012/ 325 PUSH	D		SAVE D,E
006013/ 036 MVI	E	012	SET COUNT
006015/ 127 MOV	D A		SAVE ACC IN D
006016/ 012 LDAX	B		COMPARE BYTES
006017/ 272 CMP	D		-
006020/ 302 JNZ		006025	N0 GOOD,JUMP

```

006023/ 321 PØP   D
006024/ 311 RET
006025/ 035 DCR   E
006026/ 312 JZ    006067
006031/ 003 INX   B
006032/ 003 INX   B
006033/ 303 JMP    006015
006036/ 315 CALL  002251
006041/ 315 CALL  001355
006044/ 041 LXI   H 010000
006047/ 315 CALL  001323
006052/ 315 CALL  001372
006055/ 361 PØP   PSW
006056/ 303 JMP    000133
006061/ 315 CALL  002025
006064/ 303 JMP    006041
006067/ 361 PØP   PSW
006070/ 076 MVI   A 077
006072/ 315 CALL  001133
006075/ 303 JMP    000133
006100/ 315 CALL  002235
006103/ 227 SUB    A
006104/ 062 STA    010011
006107/ 315 CALL  002055
006112/ 315 CALL  002066
006115/ 315 CALL  007062
006120/ 315 CALL  007310
006123/ 315 CALL  001313
006126/ 006 MVI   B 006
006130/ 315 CALL  007010
006133/ 076 MVI   A 040
006135/ 315 CALL  003263
006140/ 006 MVI   B 003
006142/ 315 CALL  007107
006145/ 315 CALL  002135
006150/ 072 LDA    010026
006153/ 247 NDA    A
006154/ 312 JZ    006103
006157/ 365 PUSH  PSW
006160/ 076 MVI   A 040
006162/ 315 CALL  003263
006165/ 361 PØP   PSW
006166/ 075 DCR    A
006167/ 312 JZ    006217
006172/ 315 CALL  002074
006175/ 315 CALL  001323
006200/ 315 CALL  002106
006203/ 315 CALL  001326
006206/ 315 CALL  002074
006211/ 315 CALL  002135
006214/ 303 JMP    006103
006217/ 315 CALL  001313
006222/ 315 CALL  001326
006225/ 303 JMP    006211
006230/ 021 LXI   D 004010
006233/ 076 MVI   A 002
006235/ 062 STA    010030
006240/ 107 MØV   B A
006241/ 315 CALL  006333
006244/ 170 MØV   A B
006245/ 203 ADD    E
006246/ 137 MØV   E A
006247/ 322 JNC    006253
006252/ 024 INR    D
006253/ 032 LDAX   D
006254/ 271 CMP    C
006255/ 310 RZ
006256/ 315 CALL  006265
006261/ 170 MØV   A B
006262/ 303 JMP    006235
006265/ 376 CPI    363

```

FOUND, RESTORE D, E

END OF TABLE, ERROR  
GO TO NEXT ARG.

-  
LØØP  
LØC PRINTING CLP/  
CR/LF  
Ø/P L.S.BYTE OF CLP AND /

-  
RESET STACK  
GO TO BEG. OF LOAD SYMBOLIC  
Ø/P CLP

-  
RESET STACK ERROR RØUT.  
Ø/P ?

-  
GO TO BEG. PF LOAD SYMB.  
I/P RANGE DPS RØUTINE,  
CLEAR EXCEPT.FLAG MAIN PRØGR.

-  
Ø/P CLP/  
Ø/P MEM. AT CLP  
MATCH TEST PLUS RST TEST  
EXCEPTION TEST  
Ø/P BLANC  
SET MNEMONIC FIELD  
Ø/P MNEM.  
FINISH MNEM.FIELD  
WITH BLANC  
SET ARG.FIELD  
Ø/P ARG.  
PRINTING FINISHED? IF NØ, INCR.CLP  
DATA BYTE TEST

-  
SAVE ACC DATA Ø/P  
FINISH ARG.FIELD  
WITH BLANC  
RESTORE ACC  
1,2 DATA BYTES TEST

-  
INCR CLP  
Ø/P MEM. AT CLP  
DCR CLP  
Ø/P MEM AT CLP  
INCR CLP  
FINISHED? INCR CLP  
NEW LINE  
Ø/P BLANC  
Ø/P MEM. AT CLP  
NEW LINE  
SET D, E TO BEG. OF 2 BYTE TAB. MATCH  
SET TABLE FLAG(T.F.) TEST

-  
SAVE ACC  
ARG TEST  
RESTORE ACC  
INCR.D, E

LOAD CODE INTO ACC  
COMPARE WITH MEM.

END OF TABLE?  
LOAD ACC WITH T.F  
LØØP  
2 LETTER END END OF TABLE TEST



006267/ 312 JZ	006325	-
006272/ 376 CPI	351	4 LETTER END
006274/ 312 JZ	006320	-
006277/ 376 CPI	377	3 LETTER END
006301/ 312 JZ	006313	-
006304/ 376 CPI	343	4 LETTER SECOUND HALF
006306/ 312 JZ	003313	ERROR,CODE NOT FOUND
006311/ 023 INX D		
006312/ 311 RET		
006313/ 004 INR B		SET T.F TO 4
006314/ 021 LXI D 003321		D,E TO BE. OF 4 LET.TAB.
006317/ 311 RET		
006320/ 005 DCR B		SET T.F.TO 3
006321/ 021 LXI D 004217		SET D,E TO BEG OF 3 LET TAB
006324/ 311 RET		
006325/ 004 INR B		SET T.F.TO 4
006326/ 004 INR B		-
006327/ 021 LXI D 003376		SET D,E TO SEC.HALF OF 4 LET TAB
006332/ 311 RET		
006333/ 032 LDAX D		1 LETTER TO ACC ARG.TEST
006334/ 007 RLC		ARG FLAG
006335/ 007 RLC		INT0 010027
006336/ 346 NDI 003		
006340/ 062 STA 010027		-
006343/ 302 JNZ 006350		
006346/ 116 MOV C M		NO ARG,C HOLDS INSTR.
006347/ 311 RET		
006350/ 075 DCR A		1 OR 2 ARG
006351/ 302 JNZ 006361		
006354/ 176 MOV A M		1 ARG.DEST.
006355/ 366 ORI 070		MODIFY INSTR.
006357/ 117 MOV C A		-
006360/ 311 RET		
006361/ 075 DCR A		2 ARG OR 1 ARG.SOURCE
006362/ 302 JNZ 006372		
006365/ 176 MOV A M		2 ARG.MODIFY INSTR
006366/ 366 ORI 077		
006370/ 117 MOV C A		-
006371/ 311 RET		
006372/ 176 MOV A M		1 ARG SOURCE
006373/ 366 ORI 007		
006375/ 117 MOV C A		-
006376/ 311 RET		
006377/ 072 LDA 010030		T.F. TO ACC GO TO 1 LETTER SUBR
007002/ 033 DCX D		LOOP UNTILL D,E
007003/ 075 DCR A		POINTS TO 1 LETTER
007004/ 302 JNZ 007002		-
007007/ 311 RET		
007010/ 315 CALL 006377		GO TO FIRST LETTER PRINT
007013/ 072 LDA 010030		T.F.INT0 C MNEM.FIELD
007016/ 117 MOV C A		-
007017/ 315 CALL 007050		PRINT FIRST LETTER
007022/ 023 INX D		SET CONDIT.FOR SEC.LETTER
007023/ 015 DCR C		-
007024/ 032 LDAX D		GENERATE DATA FLAG
007025/ 346 NDI 300		AND STORE AT 010026
007027/ 007 RLC		
007030/ 007 RLC		
007031/ 062 STA 010026		-
007034/ 315 CALL 007050		PRINT SEC LETTER
007037/ 015 DCR C		END?
007040/ 310 RZ		-
007041/ 023 INX D		NO,PRINT THE REST
007042/ 315 CALL 007050		
007045/ 303 JMP 007037		-
007050/ 032 LDAX D		LOAD LET.TO ACC PRINT ROUT.
007051/ 346 NDI 077		CONVERT TO ASCII
007053/ 366 ORI 100		-
007055/ 315 CALL 001133		O/P
007060/ 005 DCR B		FIELD COUNT
007061/ 311 RET		

007062/ 176 MØV	A M		CHECK	RST TEST
007063/ 346 NDI		307	FØR RST	
007065/ 376 CPI		307	-	
007067/ 302 JNZ		006230	NØ	
007072/ 021 LXI	D	005142	YES,SET D,E AND TF	
007075/ 076 MVI	A	003	-	
007077/ 062 STA		010030	SET ARG FLAG	
007102/ 037 RAR			-	
007103/ 062 STA		010027		
007106/ 311 RET			TEST FØR ARG.	PRINT ARG.
007107/ 072 LDA		010027	-	RØUTINE
007112/ 247 NDA	A		NØ	
007113/ 310 RZ			1 ARG DEST.	
007114/ 075 DCR	A		-	
007115/ 312 JZ		007144	2 ARG	
007120/ 075 DCR	A		-	
007121/ 312 JZ		007243	ASSUME 1 ARG SØURCE	
007124/ 176 MØV	A M			
007125/ 366 ØRI		370	SAVE B,C	
007127/ 305 PUSH	B		B,C PØINTS TØ BEG.ØF ARG TAB.	
007130/ 001 LXI	B	004066	SWEEP ARG.TAB.	
007133/ 315 CALL		006012	LOAD ACC WITH LETTER IN ARG.T.	
007136/ 013 DCX	B		-	
007137/ 012 LDAX	B		RESTØRE B,C	
007140/ 301 PØP	B		PRINT CØNT ØF ACC	
007141/ 303 JMP		007055	1 ARG DEST.	
007144/ 176 MØV	A M		RST?	
007145/ 346 NDI		307	-	
007147/ 376 CPI		307	NØ	
007151/ 302 JNZ		007176	YES,FINISH ARG.FIELD	
007154/ 076 MVI	A	040	WITH BLANC	
007156/ 006 MVI	B	004	-	
007160/ 315 CALL		003263	INSTR INRØ ACC	
007163/ 176 MØV	A M		CØNVERT TØ ØCT NØ.AND	
007164/ 346 NDI		070	SEND TØ MEM.	
007166/ 041 LXI	H	010027	-	
007171/ 167 MØV	M A		PRINT ØCTAL BYTE	
007172/ 315 CALL		001326		
007175/ 311 RET			SP TEST	
007176/ 176 MØV	A M		-	
007177/ 346 NDI		365	PRINT SP	
007201/ 376 CPI		061	PSW TEST	
007203/ 312 JZ		007255		
007206/ 346 NDI		361	PRINT PSW	
007210/ 376 CPI		361	EXCEPTION TEST	
007212/ 312 JZ		007270	-	
007215/ 116 MØV	C M		NØ EXCEP.	
007216/ 072 LDA		010011	YES EXEPT.,DECR.ARG.CØDE BY 1	
007221/ 376 CPI		367	-	
007223/ 302 JNZ		007230	GENERATING ØF	
007226/ 241 NDA	C		ARG.CØDE	
007227/ 117 MØV	C A			
007230/ 076 MVI	A	070		
007232/ 241 NDA	C			
007233/ 017 RRC				
007234/ 017 RRC				
007235/ 017 RRC				
007236/ 366 ØRI		370	-	
007240/ 303 JMP		007127	GØ TØ PRINT	
007243/ 315 CALL		007176	DEST.	2 ARG.PRINT
007246/ 315 CALL		001313	PRINT BLANC	
007251/ 005 DCR	B		FILD CØUNT	
007252/ 303 JMP		007124	SØURCE	
007255/ 076 MVI	A	123		PRINT SP
007257/ 315 CALL		001133		
007262/ 076 MVI	A	120		
007264/ 315 CALL		001133		
007267/ 311 RET			-	
007270/ 076 MVI	A	120		PRINT PSW
007272/ 315 CALL		001133		
007275/ 076 MVI	A	123		



007277/	315	CALL		001133
007302/	076	MVI	A	127
007304/	315	CALL		001133
007307/	311	RET		
007310/	306	ADI		305
007312/	312	JZ		007325
007315/	074	INR	A	
007316/	312	JZ		007325
007321/	074	INR	A	
007322/	302	JNZ		007350
007325/	176	MØV	A M	
007326/	376	CPI		072
007330/	310	RZ		
007331/	346	NDI		010
007333/	310	RZ		
007334/	076	MVI	A	367
007336/	062	STA		010011
007341/	072	LDA		010030
007344/	203	ADD	E	
007345/	137	MØV	E A	
007346/	023	INX	D	
007347/	311	RET		
007350/	176	MØV	A M	
007351/	376	CPI		166
007353/	300	RNZ		
007354/	227	SUB	A	
007355/	062	STA		010027
007360/	303	JMP		007341
020000/	315	CALL		002227
020003/	072	LDA		010016
020006/	376	CPI		001
020010/	302	JNZ		020051
020013/	072	LDA		010000
020016/	127	MØV	D A	
020017/	072	LDA		010002
020022/	222	SUB	D	
020023/	117	MØV	C A	
020024/	052	LHLD		010004
020027/	172	MØV	A D	
020030/	323	ØUT		020
020032/	333	IN		002
020034/	167	MØV	M A	
020035/	043	INX	H	
020036/	024	INR	D	
020037/	015	DCR	C	
020040/	076	MVI	A	377
020042/	271	CMP	C	
020043/	312	JZ		000000
020046/	303	JMP		020027
020051/	052	LHLD		010004
020054/	072	LDA		010000
020057/	225	SUB	L	
020060/	117	MØV	C A	
020061/	072	LDA		010001
020064/	234	SBB	H	
020065/	107	MØV	B A	
020066/	311	RET		
020067/	322	JNC		020104
020072/	171	MØV	A C	
020073/	057	CMA		
020074/	117	MØV	C A	
020075/	170	MØV	A B	
020076/	057	CMA		
020077/	107	MØV	B A	
020100/	003	INX	B	
020101/	303	JMP		020146
020104/	041	LXI	H	010000
020107/	176	MØV	A M	
020110/	221	SUB	C	
020111/	137	MØV	E A	
020112/	054	INR	L	

-  
EXCEPT.  
SUSPECT

EXCEPT.  
TEST

-  
NØ EXEPT.,HLT TEST  
NØ EXCEPT.

-  
NØ EXC.

-  
YES EXC.  
SET EXC.FLAG  
INCR.D,E TØ  
NEXT INSTR.IN TABLE

-  
HLT TEST

-  
HLT,SET ARG.FLAG  
AND INCR.D,E TØ NEXT INSTR.

-  
FØRMAT CPY RØUT.  
PRØGRAMMER?

-  
NØ  
YES;L.LIMIT TØ ACC  
L.LIM.TØ D  
U.LIMIT TØ ACC  
U.L-L.L.TØ ACC  
(U.L.-L.L.)TØ C  
NEW RANGE TØ H,L  
L.L TØ ACC  
DATA TØ ACC

-  
DATA TØ MEM.  
H,L = H,L PLUS 1  
L.L. = L.L. PLUS 1  
CØUNT  
TEST

-  
FINISHED  
REPEAT  
NØ PRG.,NEW RANGE TØ H,L  
(L.L.-N.R.)TØ B,C

-  
(L.L.-N.R.)>0?  
MØVES UP;TWØS CØMPL.ØF(L.L.-N.R)  
INTØ B,C

-  
MØVES DØWN  
SUBTRACT (L.L.-N.R.)FRØM L.L.

```

020113/ 176 MOV  A M
020114/ 230 SBB  B
020115/ 127 MOV  D A
020116/ 052 LHLD 010000
020121/ 176 MOV  A M
020122/ 022 STAX D
020123/ 043 INX  H
020124/ 023 INX  D
020125/ 072 LDA  010002
020130/ 275 CMP  L
020131/ 302 JNZ  020121
020134/ 176 MOV  A M
020135/ 022 STAX D
020136/ 072 LDA  010003
020141/ 274 CMP  H
020142/ 302 JNZ  020121
020145/ 311 RET
020146/ 041 LXI  H 010002
020151/ 176 MOV  A M
020152/ 201 ADD  C
020153/ 137 MOV  E A
020154/ 054 INR  L
020155/ 176 MOV  A M
020156/ 210 ADC  B
020157/ 127 MOV  D A
020160/ 052 LHLD 010002
020163/ 176 MOV  A M
020164/ 022 STAX D
020165/ 053 DCX  H
020166/ 033 DCX  D
020167/ 072 LDA  010000
020172/ 275 CMP  L
020173/ 302 JNZ  020163
020176/ 176 MOV  A M
020177/ 022 STAX D
020200/ 072 LDA  010001
020203/ 274 CMP  H
020204/ 302 JNZ  020163
020207/ 311 RET
020210/ 315 CALL 020000
020213/ 315 CALL 020067
020216/ 307 RST  000

```

```

-----
020217/ 042 052 062 072 071
-----

```

```

020224/ 052 LHLD 010000
020227/ 315 CALL 020246
020232/ 370 RM
020233/ 052 LHLD 010002
020236/ 315 CALL 020246
020241/ 360 RP
020242/ 341 POP  H
020243/ 303 JMP  021024
020246/ 353 XCHG
020247/ 052 LHLD 010023
020252/ 043 INX  H
020253/ 176 MOV  A M
020254/ 223 SUB  E
020255/ 043 INX  H
020256/ 176 MOV  A M
020257/ 232 SBB  D
020260/ 311 RET
020261/ 052 LHLD 010012
020264/ 353 XCHG
020265/ 052 LHLD 010023
020270/ 175 MOV  A L
020271/ 223 SUB  E
020272/ 174 MOV  A H
020273/ 232 SBB  D
020274/ 311 RET

```

```

-
COPY DATA
TO NEW LOC.

```

```

-
MOVES UP; (L.L.-N.R.) PLUS
U.L. INTO D,E

```

```

-
COPY DATA TO NEW LOC.

```

```

-
COPY ROUT. STARTS HERE

```

```

-
TABLE CONTAINING CODES FOR
SHLD LHLD STA LDA LXI

```

```

L.L. INTO H,L      TRN ROUT.
CALCULATION

```

```

-
U.L. INTO H,L
CALCULATION

```

```

-
MOVE UP STACK
CHANGE THE ADDRESS
CALCULAT.; SUBTRACT L.L., U.L.,
FROM JMP ADDRESS

```

```

-
MMM PLUS (U.L.-L.L.)  END OF
INTO D,E              PRG?
POINTER INTO H,L
POINTER-/MMM-(U.L.-L.L.)>0?

```



020275/ 315 CALL	002221	TRN ROUT STARTS HERE
020300/ 315 CALL	020051	UP OR DOWN?
020303/ 322 JNC	020324	MOVES UP;
020306/ 171 MOV A C		TWOS COMPL.OF L.L.-N.R
020307/ 057 CMA		
020310/ 117 MOV C A		
020311/ 170 MOV A B		
020312/ 057 CMA		
020313/ 107 MOV B A		
020314/ 003 INX B		-
020315/ 227 SUB A		MOVES UP FLAG
020316/ 062 STA	010014	-
020321/ 303 JMP	020331	
020324/ 076 MVI A	001	MOVES DOWN
020326/ 062 STA	010014	-
020331/ 315 CALL	021103	CALCULATE MMM PLUS (U.L.-L.L.)
020334/ 042 SHLD	010023	POINTER INTO H,L
020337/ 305 PUSH B		SAVE B
020340/ 315 CALL	006230	MATCH ROUT.
020343/ 315 CALL	007310	EXCEPTION ROUT.
020346/ 301 POP B		RESTORE B
020347/ 032 LDAX D		CODE TO 010016
020350/ 062 STA	010016	-
020353/ 315 CALL	006377	FIRST LETTER SUBR.
020356/ 034 INR E		SECOND LETTER
020357/ 032 LDAX D		DATA BYTE TEST
020360/ 036 MVI E	300	
020362/ 243 NDA E		-
020363/ 376 CPI	000	NO DATA BYTE
020365/ 312 JZ	021100	-
020370/ 376 CPI	100	1 DATA BYTE
020372/ 312 JZ	021077	-
020375/ 072 LDA	010016	ASSUME 2 DATA BYTES
021000/ 041 LXI H	020217	IS IT SHLD,LHLD,STA,LDA,LXI?
021003/ 036 MVI E	005	
021005/ 276 CMP M		-
021006/ 312 JZ	021073	YES,NO CHANGE
021011/ 054 INR L		
021012/ 035 DCR E		
021013/ 302 JNZ	021005	
021016/ 315 CALL	020224	OUT OF RANGE?
021021/ 303 JMP	021073	YES,NO CHANGE
021024/ 052 LHLD	010023	CHANGE
021027/ 043 INX H		-
021030/ 072 LDA	010014	MOVES DOWN?
021033/ 247 NDA A		
021034/ 302 JNZ	021061	-
021037/ 176 MOV A M		MOVES UP;ADD (L.L.-N.R.)
021040/ 201 ADD C		TO ADDR.OF JUMP
021041/ 167 MOV M A		
021042/ 043 INX H		
021043/ 176 MOV A M		
021044/ 210 ADC B		
021045/ 167 MOV M A		
021046/ 043 INX H		-
021047/ 042 SHLD	010023	INCREMENTED POINTER TO 010023
021052/ 315 CALL	020261	END OF PROG?
021055/ 372 JM	020334	NO,NEW LINE
021060/ 307 RST	000	YES
021061/ 176 MOV A M		MOVES DOWN;SUBTRACT
021062/ 221 SUB C		(L.L.-N.R.)FROM ADDR.
021063/ 167 MOV M A		
021064/ 043 INX H		
021065/ 176 MOV A M		
021066/ 230 SBB B		
021067/ 167 MOV M A		-
021070/ 303 JMP	021046	NEW LINE
021073/ 052 LHLD	010023	NO CHANGE
021076/ 043 INX H		
021077/ 043 INX H		
021100/ 303 JMP	021046	-

021103/ 305 PUSH	B		SAVE B,C
021104/ 052 LHLD		010002	U.L.-L.L.
021107/ 353 XCHG			
021110/ 052 LHLD		010000	
021113/ 173 MOV	A E		
021114/ 225 SUB	L		
021115/ 137 MOV	E A		
021116/ 172 MOV	A D		
021117/ 234 SBB	H		
021120/ 127 MOV	D A		-
021121/ 052 LHLD		010006	MMM PLUS (U.L.-L.L.)
021124/ 173 MOV	A E		INT0 010012
021125/ 205 ADD	L		
021126/ 157 MOV	L A		
021127/ 172 MOV	A D		
021130/ 214 ADC	H		
021131/ 147 MOV	H A		
021132/ 042 SHLD		010012	-
021135/ 052 LHLD		010006	
021140/ 301 POP	B		RESTORE B,C
021141/ 311 RET			
021142/ 315 CALL		002235	I/P L.L.,U.L. PRG.ROUTIN
021145/ 315 CALL		001355	CR/LF
021150/ 076 MVI	A	045	0/P %
021152/ 315 CALL		001133	-
021155/ 315 CALL		001001	I/P LETTER
021160/ 007 RLC			SHIFT,STORE
021161/ 007 RLC			
021162/ 137 MOV	E A		-
021163/ 052 LHLD		010000	L.L.INT0 H,L
021166/ 175 MOV	A L		COMPARE ROM WITH MEM.
021167/ 323 OUT		020	
021171/ 333 IN		002	
021173/ 276 CMP	M		-
021174/ 304 CNZ		021225	PR0GR.IF NOT EQUAL
021177/ 072 LDA		010002	END OF PROGRAMM?
021202/ 275 CMP	L		
021203/ 302 JNZ		021221	
021206/ 072 LDA		010003	
021211/ 274 CMP	H		
021212/ 302 JNZ		021221	-
021215/ 315 CALL		021225	YES,PR0GR.LAST
021220/ 307 RST		000	-
021221/ 043 INX	H		NEW BYTE
021222/ 303 JMP		021321	-
021225/ 006 MVI	E	001	PR0GR.4 TIMES LONGER PROGRAMMING
021227/ 315 CALL		021252	
021232/ 170 MOV	A B		
021233/ 007 RLC			
021234/ 007 RLC			
021235/ 107 MOV	B A		
021236/ 315 CALL		021252	
021241/ 005 DCR	B		
021242/ 302 JNZ		021236	-
021245/ 170 MOV	A B		0/P NULL CHARACT.
021246/ 315 CALL		001133	
021251/ 311 RET			-
021252/ 176 MOV	A M		PR0GRAM UNTILL ROM
021253/ 057 CMA			BYTE HOLDS DESIRED
021254/ 323 OUT		022	DATA;MAX 255 PRG.PULSES
021256/ 076 MVI	A	004	
021260/ 323 OUT		026	
021262/ 257 XRA	A		
021263/ 323 OUT		026	
021265/ 113 MOV	C E		
021266/ 026 MVI	D	350	
021270/ 025 DCR	D		
021271/ 302 JNZ		021270	
021274/ 015 DCR	C		
021275/ 302 JNZ		021266	
021300/ 333 IN		002	



021302/ 276 CMP	M	
021303/ 310 RZ		
021304/ 004 INR	B	
021305/ 302 JNZ		021252 -
021310/ 315 CALL		002025 ERROR;0/P ADDRESS,?
021313/ 076 MVI	A	077
021315/ 315 CALL		001133
021320/ 307 FST		000 -
021321/ 042 SHLD		010000
021324/ 303 JMP		021166

021327

↓

NOP

377

INTEL or MOTOROLA.

Computer — 100 → 400

MEMORY — 50 → 200

TERMINAL — 150 — 1000

PERIPHERALS — 50 → INF

TIME — INF.

See Oct 76 QST for Suppliers.

## 4.2 Subroutine Index

List of useful subroutines used by MONITOR 80 which are available to the user.

Start Address	Name	Description	Remark
000357	Save	Will save the contents of all registers plus flags in the stack	Uses the location 010014 010015
000373	Restore	Will restore contents of all registers and flags	
001001	TTY In	Will input the character from TTY into A register	Uses 010013
001117	Timing Loop	General purpose delay	
001133	TTY Out	Output the character in A register on TTY	Uses 110013 Check 010010
001241	I/P Byte	Inputs octal byte to memory addressed by H, L	
001313	O/P Space	Outputs blank character on TTY	
001323	O/P Bytes	Outputs the octal contents of memory addressed by H, L onto TTY	
001355	O/P CR/LF	Output carriage Return/Line Feed	
001372	O/P /	Output /	
003260	O/P with Loop	A registers hold ASCII code, B registers hold number of repetitions	

The following is a complete commented listing of the MONITOR 80 software package.

000000/ 076 MVI A 001	IDLE TTY
000002/ 323 OUT 024	-
000004/ 303 JMP 000100	CONTINUE ELSEWHERE
000007/ 000 NOP	
000010/ 345 PUSH H	SAVE H,L. RST 010;BRK.PT.EXEC
000011/ 041 LXI H 010023	SET T0 PRINT BUFFER(PB)
000014/ 157 MOV M A	ACC T0 PB
000015/ 303 JMP 003160	CONT ELSEWHERE
000020/ 315 CALL 000357	SAVE. RST 020
000023/ 052 LHLD 010100	INDIRECT JUMP T0 LOC POINTED
000026/ 351 PCHL	BY CONTENT OF 010100,010101
000027/ 000 NOP	
000030/ 315 CALL 000357	RST 030
000033/ 052 LHLD 010102	IND.JMP.POINTED BY
000036/ 351 PCHL	010102,010103
000037/ 000 NOP	
000040/ 315 CALL 000357	RST 040
000043/ 052 LHLD 010104	
000046/ 351 PCHL	
000047/ 000 NOP	
000050/ 315 CALL 000357	RST 050
000053/ 052 LHLD 010106	
000056/ 351 PCHL	
000057/ 000 NOP	
000060/ 315 CALL 000357	RST 060
000063/ 052 LHLD 010110	
000066/ 351 PCHL	
000067/ 000 NOP	
000070/ 315 CALL 000357	RST 070
000073/ 052 LHLD 010112	
000076/ 351 PCHL	
000077/ 000 NOP	
000100/ 323 OUT 026	DISABLE R.C.,STOP PROGRAMMER
000102/ 041 LXI H 010100	SET S.P
000105/ 371 SPHL	-
000106/ 076 MVI A 000	CLEAR TTY I/O,PRG,
000110/ 062 STA 010010	EXCEPTION FLAGS
000113/ 062 STA 010011	
000116/ 062 STA 010016	-
000121/ 076 MVI A 055	O/P -----
000123/ 006 MVI B 006	



000125/	315	CALL		003260	-
000130/	315	CALL		001355	CR/LF
000133/	315	CALL		003277	I/P NONBLANK, FIRST LETTER
000136/	312	JZ		000133	-
000141/	346	NDI		077	MASK
000143/	117	MØV	C A		STORE IN C
000144/	315	CALL		003277	I/P ALPHABETIC, SECOND LETTER
000147/	322	JNC		006070	-
000152/	346	NDI		077	MASK
000154/	127	MØV	D A		STORE IN D
000155/	315	CALL		003277	I/P ALPHABETIC, THIRD LETTER
000160/	322	JNC		000250	-
000163/	346	NDI		077	MASK
000165/	137	MØV	E A		STORE IN E
000166/	315	CALL		003277	I/P ALPHABETIC, FOURTH LETTER-
000171/	322	JNC		000221	-
000174/	315	CALL		003277	I/P NONALPHABETIC
000177/	332	JC		006070	-
000202/	041	LXI	H	003321	SET H, L TO 4 LET. TABLE. 4 LET.
000205/	006	MVI	B	013	INSTR COUNT DEC.
000207/	315	CALL		005166	SWEEP 4 LETTER TABLE CONTROLLER
000212/	043	INX	H		NO MATCH, GO TO NEXT
000213/	302	JNZ		000207	SET OF BYTES
000216/	303	JMP		006070	END OF 4 LET. TABLE, ERROR
000221/	041	LXI	H	004111	SET H, L TO REG. OF COMMAND TABLE
000224/	006	MVI	B	016	SET UP COUNT
000226/	315	CALL		000270	CALL 3 LET. MATCH, IF NO
000231/	043	INX	H		MATCH, GO TO NEXT BYTE
000232/	302	JNZ		000226	NOT END OF TABLE, TRY AGAIN
000235/	006	MVI	B	065	NOT COMMAND, SET COUNT TO 3 LET INS.T
000237/	315	CALL		000300	CALL 3 LET INST MATCH
000242/	302	JNZ		000237	NOT END, TRY AGAIN
000245/	303	JMP		006070	END OF TABLE, ERROR
000250/	041	LXI	H	004010	SET H, L TO 2 LET. TABLE
000253/	006	MVI	B	017	SET UP COUNT
000255/	132	MØV	E D		SHIFT
000256/	121	MØV	D C		-
000257/	315	CALL		000306	CALL 2 LET. MATCH
000262/	302	JNZ		000257	NO MATCH, TRY AGAIN
000265/	303	JMP		006070	END OF TABLE, ERROR
000270/	315	CALL		000314	CALL 3 LET. MATCH
000273/	136	MØV	E M		MATCH FOUND, LOAD
000274/	043	INX	H		JUMP ADDR. TO D, E
000275/	126	MØV	D M		-
000276/	353	XCHG			INDIRECT JMP
000277/	351	PCHL			-
000300/	315	CALL		000314	CALL 3 LET. MATCH
000303/	303	JMP		005143	MATCH FOUND, CONT ELSEWHERE
000306/	315	CALL		000323	2 LET MATCH
000311/	303	JMP		005175	MATCH FOUND, CONT ELSEWHERE
000314/	315	CALL		000352	MASK, INCREMENT H, L
000317/	271	CMP	C		THIRD LETTER EQUAL TO TAB?
000320/	302	JNZ		000343	NO, JMP
000323/	315	CALL		000352	YES, GO TO SECOND LETTER
000326/	272	CMP	D		SECOND LETTER EQUAL?
000327/	302	JNZ		000344	NO
000332/	315	CALL		000352	YES, GO TO FIRST LETTER
000335/	273	CMP	E		LAST LETTER EQUAL?
000336/	302	JNZ		000345	NO
000341/	136	MØV	E M		XES, MOVE CODE TO E
000342/	311	RET			
000343/	043	INX	H		
000344/	043	INX	H		
000345/	043	INX	H		
000346/	063	INX	SP		SET SP
000347/	063	INX	SP		-
000350/	005	DCR	B		COUNT INSTR.
000351/	311	RET			
000352/	076	MVI	A	077	MASK

				SUBROUTINE	
000354/	246	NDA	M		
000355/	043	INX	H		
000356/	311	RET			
000357/	042	SHLD		010014	SAVE H,L TEMPORARILY
000362/	343	XTHL			EXCH.H,L AND SP
000363/	365	PUSH	PSW		SAVE REGISTERS
000364/	305	PUSH	B		
000365/	325	PUSH	D		
000366/	345	PUSH	H		
000367/	052	LHLD		010014	RESTORE H,L
000372/	311	RET			
000373/	341	P0P	H		RESTORE
000374/	321	P0P	D		SUBR.
000375/	301	P0P	B		
000376/	361	P0P	PSW		
000377/	343	XTHL			
001000/	311	RET			
001001/	315	CALL		000357	SAVE REG
001004/	072	LDA		010010	TTYI/P?
001007/	376	CPI		000	
001011/	302	JNZ		000000	
001014/	015	MVI	C	367	BIT COUNT
001016/	074	IN A	X		ENABLE R.C.
001017/	323	OUT		026	
001021/	333	IN		000	WAIT FOR START PULSE
001023/	017	RRC			
001024/	322	JNC		001021	
001027/	076	MVI	A	000	DISABLE R.C.
001031/	323	OUT		026	
001033/	041	LXI	H	001040	SET TIME CONSTANT(T.C.)
001036/	315	CALL		001117	TIMEOUT 4.05 MSEC
001041/	051	DAD	H		DOUBLE T.C.
001042/	333	IN		000	I/P BIT
001044/	057	CMA			COMPLEMENT
001045/	323	OUT		024	ECHO
001047/	037	RAR			ROT.INT0 POSITION
001050/	170	M0V	A B		
001051/	037	RAR			
001052/	107	M0V	B A		
001053/	315	CALL		001117	TIMEOUT 9.1 MSEC
001056/	014	INR	C		COUNT BIT
001057/	302	JNZ		001042	NOT LAST, LOOP
001062/	076	MVI	A	001	IDLE TTY
001064/	323	OUT		024	
001066/	051	DAD	H		DOUBLE T.C.
001067/	315	CALL		001117	TIMEOUT 18.2 MSEC
001072/	170	M0V	A B		MASK PARITY
001073/	346	NDI		177	
001075/	062	STA		010013	PUT INTO TEMP.STORE
001100/	315	CALL		000373	RESTORE REG.
001103/	072	LDA		010013	TEST FOR TAPE LEADER
001106/	376	CPI		000	
001110/	312	JZ		001001	
001113/	376	CPI		001	TEST FOR CTRL A
001115/	300	RNZ			
001116/	307	RST		000	IF CTRL A, GO TO REG. OF MON.
001117/	345	PUSH	H		TIMING
001120/	044	INR	H		LOOP
001121/	055	DCR	L		
001122/	302	JNZ		001121	
001125/	045	DCR	H		
001126/	302	JNZ		001121	
001131/	341	P0P	H		
001132/	311	RET			
001133/	315	CALL		000357	SAVE REG.
001136/	016	MVI	C	370	COUNTER
001140/	062	STA		010013	MOVE TO I/O BUFFER
001143/	072	LDA		010010	TTY I/P TEST
001146/	376	CPI		000	
001150/	302	JNZ		000000	
001153/	323	OUT		024	START TTY



001155/ 041 LXI	H	001040	SET T.C.	
001160/ 051 DAD	H		DOUBLE T.C.	
001161/ 072 LDA		010013	RESTORE ACC	
001164/ 315 CALL		001117	TIMEOUT 9.1 MSEC	
001167/ 323 OUT		024	Ø/P BIT	
001171/ 037 RAR			ROTATE	
001172/ 014 INR	C		COUNT	
001173/ 302 JNZ		001164	CONTINUE OUTPUTING	
001176/ 315 CALL		001117	TIMEOUT 9.1 MSEC	
001201/ 076 MVI	A	001	IDLE TTY	
001203/ 323 OUT		024	-	
001205/ 051 DAD	H		TIMEOUT 18.2 MSEC	
001206/ 315 CALL		001117	-	
001211/ 315 CALL		000373	RESTORE REG	
001214/ 311 RET				
001215/ 315 CALL		001001		I/P WITH
001220/ 107 MOV	B A			ØCTAL TEST
001221/ 346 NDI		370		INTØ B
001223/ 376 CPI		060		
001225/ 311 RET			-	
001226/ 315 CALL		001001		I/P WITH
001231/ 376 CPI		177		RUBØUT
001233/ 300 RNZ				
001234/ 076 MVI	A	137	PRINT	
001236/ 303 JMP		001133	-	
001241/ 315 CALL		000357	SAVE REG.	I/P BYTE
001244/ 315 CALL		001215	I/P ØCT	TØ MEMØRY
001247/ 302 JNZ		001244	-	
001252/ 170 MOV	A B		ROTATE,SAVE IN B	
001253/ 017 RRC				
001254/ 017 RRC				
001255/ 346 NDI		300		
001257/ 107 MOV	B A		-	
001260/ 315 CALL		001226	I/P ASCII WITH RUBØUT TEST	
001263/ 312 JZ		001244	-	
001266/ 346 NDI		007	MASK,ROTATE,SAVE IN C	
001270/ 007 RLC				
001271/ 007 RLC				
001272/ 007 RLC				
001273/ 117 MOV	C A		-	
001274/ 315 CALL		001226	I/P ASCII WITH RUBØUT TDST	
001277/ 312 JZ		001260	-	
001302/ 346 NDI		007	MASK COMBINE,	
001304/ 260 ØRA	B		MOVE TØ MEMØRY	
001305/ 261 ØRA	C			
001306/ 167 MOV	M A		-	
001307/ 315 CALL		000373	RESTORE REG.	
001312/ 311 RET				
001313/ 365 PUSH	PSW			Ø/P BLANC
001314/ 076 MVI	A	040		
001316/ 315 CALL		001133		
001321/ 361 POP	PSW			
001322/ 311 RET			-	
001323/ 315 CALL		001313	Ø/P BL	Ø/P MEMØRY
001326/ 176 MOV	A M		Ø/P FIRST DIGIT	BYTE
001327/ 007 RLC				
001330/ 007 RLC				
001331/ 346 NDI		003		
001333/ 315 CALL		001350	-	
001336/ 176 MOV	A M		Ø/P SEC.DIGIT	
001337/ 017 RRC				
001340/ 017 RRC				
001341/ 017 RRC				
001342/ 315 CALL		001346	-	
001345/ 176 MOV	A M		Ø/P LAST DIGIT	
001346/ 346 NDI		007		
001350/ 366 ØRI		060		
001352/ 303 JMP		001133	-	
001355/ 365 PUSH	PSW			Ø/P CR/LF
001356/ 076 MVI	A	015		
001360/ 315 CALL		001133		
001363/ 076 MVI	A	012		

?

001365/	315	CALL		001133	
001370/	361	PØP	PSW		
001371/	311	RET			
001372/	365	PUSH	PSW		
001373/	076	MVI	A	057	Ø/P /(SLASH)
001375/	315	CALL		001133	
002000/	361	PØP	PSW		
002001/	311	RET			
002002/	052	LHLD		010000	SET TØ CLP.
002005/	072	LDA		010016	SET H,L TØ CLP
002010/	376	CPI		001	TEST FØR PRG.
002012/	300	RNZ			
002013/	175	MØV	A L		YES,PRG.SET TØ PRG.BUFFER
002014/	041	LXI	H	010007	
002017/	323	ØUT		020	Ø/P ADDRESS
002021/	333	IN		002	I/P BYTE
002023/	167	MØV	M A		MØVE TØ BUFFER
002024/	311	RET			
002025/	315	CALL		002002	SET H,L TØ CLP. Ø/P CLP
002030/	041	LXI	H	010001	SET TØ M.S.BYTE ØF CLP
002033/	302	JNZ		002046	NØT PRG,JUMP
002036/	076	MVI	A	120	Ø/P P(PRØGRAMMER)
002040/	315	CALL		001133	
002043/	303	JMP		002051	
002046/	315	CALL		001323	PRINT M.S.BYTE ØF ADDRESS
002051/	053	DCX	H		
002052/	303	JMP		001326	PRINT L.S.BYTE ØF ADDRESS
002055/	315	CALL		001355	Ø/P CLP/
002060/	315	CALL		002025	
002063/	303	JMP		001372	
002066/	315	CALL		002002	Ø/P MEMORY AT CLP
002071/	303	JMP		001323	
002074/	052	LHLD		010000	INCREMENT CLP
002077/	043	INX	H		
002100/	042	SHLD		010000	
002103/	303	JMP		002002	
002106/	052	LHLD		010000	DECREMENT CLP
002111/	053	DCX	H		
002112/	042	SHLD		010000	
002115/	303	JMP		002002	
002120/	052	LHLD		010000	COMPARE CLP
002123/	353	XCHG			AND UPPER LIMIT
002124/	052	LHLD		010002	
002127/	172	MØV	A D		
002130/	274	CMP	H		
002131/	300	RNZ			
002132/	173	MØV	A E		
002133/	275	CMP	L		
002134/	311	RET			
002135/	315	CALL		002120	COMPARE CLP AND U.L. RANGE
002140/	302	JNZ		002074	NØT ZERO,INCR.CLP CØNTRØL
002143/	307	RST		000	END ØF PRØGRAMM,GØ TØ BEG.
002144/	315	CALL		001355	Ø/P CLP*
002147/	076	MVI	A	052	
002151/	315	CALL		001133	
002154/	315	CALL		001313	Ø/P BLANC I/P ADDR.TØ MEM
002157/	315	CALL		001001	I/P ASCII
002162/	376	CPI		120	=P?
002164/	312	JZ		002210	YES SET PRG FLAG
002167/	001	LXI	B	002204	NØ,SET UP NEXT ADDR.-I/P M.S.BYTE
002172/	305	PUSH	B		
002173/	315	CALL		000357	SAVE REG.
002176/	315	CALL		001220	I/P ØCTAL
002201/	303	JMP		001247	
002204/	053	DCX	H		I/P BYTE TØ MEM.-I/P L.S.BYTE
002205/	303	JMP		001241	
002210/	076	MVI	A	001	SET PRØGRAMMER FLAG
002212/	062	STA		010016	
002215/	167	MØV	M A		STØRE P
002216/	303	JMP		002204	I/P WØRD
002221/	041	LXI	H	010007	I/P LØC WHERE PRØG. I/P LIMITS



002224/ 315 CALL		002144	IS NOW	
002227/ 041 LXI	H	010005	I/P NEW LOC.	
002232/ 315 CALL		002144	-	
002235/ 315 CALL		002251	Ø/P CR/LF*, I/P NEW CLP	
002240/ 041 LXI	H	010003	Ø/P BL., I/P UPPER L.	
002243/ 315 CALL		002154	-	
002246/ 303 JMP		001355	Ø/P CR/LF, RET	
002251/ 041 LXI	H	010001	SET H, L TO CLP	DPØ
002254/ 303 JMP		002144	Ø/P CR/LF*, I/P CLP	
002257/ 315 CALL		002235	I/P UPPER L., Ø/P CR/LF	
002262/ 016 MVI	C	010	SET UP CØUNT	
002264/ 315 CALL		002055	Ø/P CLP/	
002267/ 315 CALL		002002	SET H, L TO CLP	
002272/ 315 CALL		001323	Ø/P MEMORY BYTE	
002275/ 315 CALL		002135	INCR CLP	
002300/ 015 DCR	C		CØUNT	
002301/ 302 JNZ		002272	LØØP	
002304/ 303 JMP		002262	NEW LINE	
002307/ 315 CALL		002235	I/P CLP, UPPER L., Ø/P CR/LF	LDØ
002312/ 315 CALL		001001	I/P ASCII	
002315/ 376 CPI		057	WAIT FOR /	
002317/ 302 JNZ		002312	-	
002322/ 315 CALL		002002	SET H, L TO CLP	
002325/ 315 CALL		001001	I/P ASCII, TEST	
002330/ 376 CPI		015	FOR CR/LF	
002332/ 312 JZ		002312	-	
002335/ 315 CALL		001241	I/P BYTE TO MEM.	
002340/ 315 CALL		002135	RANGE CØNTROL (END?)	
002343/ 303 JMP		002325	LØØP	
002346/ 315 CALL		002251	I/P CLP	ØCTAL
002351/ 315 CALL		002055	Ø/P CLP	EDITOR
002354/ 315 CALL		002002	SET H, L TO CLP	
002357/ 315 CALL		002365	PROCESS LINE	
002362/ 303 JMP		002351	LØØP	
002365/ 315 CALL		001001	I/P ASCII	EDITING
002370/ 376 CPI		122	R?	RØUTINES
002372/ 312 JZ		000000	YES, GØ TO BEG.	
002375/ 376 CPI		052	*?	
002377/ 312 JZ		002251	YES, GØ TO I/P CLP RØUTINE	
003002/ 376 CPI		100	@?	
003004/ 312 JZ		003073	XES, GØ TO XØT	
003007/ 376 CPI		136	!?	
003011/ 312 JZ		002106	YES, GØ TO DECR. CLP	
003014/ 376 CPI		040	BLANC?	
003016/ 312 JZ		003042	YES, PRINT ØCTAL BYTE	
003021/ 315 CALL		001220	TEST FOR ØCTAL	
003024/ 300 RNZ			NØT ØCTAL	
003025/ 021 LXI	D	003037	I/P BYTE TO MEM.	
003030/ 325 PUSH	D			
003031/ 315 CALL		000357		
003034/ 303 JMP		001252		
003037/ 303 JMP		003045		
003042/ 315 CALL		002066	Ø/P MEM AT CLP	
003045/ 315 CALL		001001	I/P ASCII	
003050/ 376 CPI		137	BACK ARROW?	
003052/ 302 JNZ		003063	NØ, JUMP	
003055/ 315 CALL		001241	YES, I/P ANØTHER BYTE	
003060/ 303 JMP		003045	LØØP	
003063/ 376 CPI		040	BLANC?	
003065/ 312 JZ		002074	YES, INCR. CLP AND RET.	
003070/ 303 JMP		002370	NØ. LØØP	
003073/ 315 CALL		001355	CR/LF	XØT
003076/ 315 CALL		002251	I/P ADDRES TO H, L	
003101/ 052 LHLD		010000	-	
003104/ 351 PCHL			INDIRECT JUMP	
003105/ 315 CALL		003135	CLEAR BPT	SET BRKPOINT
003110/ 041 LXI	H	010020	SET H, L TO BPT ADDRESS BUFFER	
003113/ 315 CALL		002144	I/P BPT ADDR. TO MEM.	
003116/ 052 LHLD		010017	SAVE PRØGR. BYTE	
003121/ 176 MØV	A M			
003122/ 062 STA		010021	-	

003125/	066	MVI	M	317	INSERT RST 010 INTO PR0G.	
003127/	076	MVI	A	001	SET BPT FLAG	
003131/	062	STA		010022	-	
003134/	307	RST		000	-	
003135/	072	LDA		010022	TEST F0R BPT	CLEAR BPT
003140/	376	CPI		001	-	
003142/	300	RNZ			-	
003143/	052	LHLD		010017	LOAD H,LWITH BPT ADDR.	
003146/	072	LDA		010021	M0V PR0G BYTE T0 ACC	
003151/	167	M0V	M A		M0VE BACK INTO PR0GRAMM	
003152/	076	MVI	A	000	CLEAR BPT FLAG	
003154/	062	STA		010022	-	
003157/	311	RET			-	
003160/	365	PUSH	PSW		SAVE ACC,FLAGS.	EXEC.BPT
003161/	315	CALL		001323	0/P ACC	
003164/	160	M0V	M B		0/P B	
003165/	315	CALL		001323	-	
003170/	161	M0V	M C		0/P C	
003171/	315	CALL		001323	-	
003174/	162	M0V	M D		0/P D	
003175/	315	CALL		001323	-	
003200/	163	M0V	M E		0/P E	
003201/	315	CALL		001323	-	
003204/	301	P0P	B		REST0RE FLAGS,ACC T0 B,C	
003205/	321	P0P	D		REST0RE H,L T0 D,E	
003206/	162	M0V	M D		0/P H	
003207/	315	CALL		001323	-	
003212/	163	M0V	M E		0/P L	
003213/	315	CALL		001323	-	
003216/	353	XCHG			0/P MEM.	
003217/	315	CALL		001323	-	
003222/	171	M0V	A C		FLAGS T0 ACC	
003223/	315	CALL		003250	0/P CARRY	
003226/	315	CALL		003244	0/P PARITY	
003231/	315	CALL		003244	0/P CY1(CARRY BETWEEN D3,D4)	
003234/	315	CALL		003244	0/P ZER0	
003237/	171	M0V	A C		0/P SIGN	
003240/	315	CALL		003246	-	
003243/	307	RST		000	-	
003244/	171	M0V	A C		SHIFT AROUND	
003245/	017	RRC			FLAG BYTE	
003246/	017	RRC				
003247/	117	M0V	C A			
003250/	346	NDI		001		
003252/	315	CALL		001313		
003255/	303	JMP		001346	-	
003260/	315	CALL		001355	CR/LF	0/P WITH
003263/	315	CALL		001133	0/P ASCII	C0UNT L00P
003266/	005	DCR	B		C0UNT	
003267/	310	RZ				
003270/	303	JMP		003263	L00P	
003273/	315	CALL		003135	CLEAR BPT	
003276/	307	RST		000	-	
003277/	315	CALL		001001	I/P ASCII	I/P NUMERIC
003302/	376	CPI		040	BLANC?	ALPHABETIC,PLANC
003304/	305	PUSH	B		SAVE B,C	TEST
003305/	107	M0V	B A			
003306/	007	RLC			ROTATE M.S.BIT INTO CARRY	
003307/	007	RLC				
003310/	170	M0V	A B			
003311/	301	P0P	B		REST0RE B,C	
003312/	311	RET			-	
003313/	076	MVI	A	077		ERROR,0/P ?
003315/	315	CALL		001133		AND RESTART
003320/	307	RST		000	-----	

F0LL0WING ARE VARIOUS L00K UP TABLES  
(SEE M0NIT0R STRUCTURE)

003321/ 003 201 214 014 315 120 025 223  
003331/ 010 375 030 003 210 007 353 023  
003341/ 210 214 004 042 014 210 214 004



```

003351/ 052 123 024 201 030 072 114 004
003361/ 301 030 072 030 003 210 007 353
003371/ 030 024 210 014 343 023 020 210
004001/ 014 371 020 003 210 014 351 012
004011/ 203 332 012 232 312 012 220 362
004021/ 012 215 372 003 203 334 003 232
004031/ 314 003 220 364 003 215 374 022
004041/ 003 330 022 032 310 022 020 360
004051/ 022 015 370 011 116 333 005 011
004061/ 373 004 011 363 102 370 103 371
004071/ 104 372 105 373 110 374 114 375
004101/ 115 376 123 376 120 376 101 377
004111/ 130 121 124 073 003 114 117 103
004121/ 036 006 104 120 117 257 002 114
004131/ 104 117 307 002 104 114 120 061
004141/ 005 105 104 124 346 002 123 102
004151/ 120 105 003 103 102 120 273 003
004161/ 104 120 123 100 005 103 120 131
004171/ 210 020 124 122 116 275 020 120
004201/ 122 107 142 021 000 000 000 000
004211/ 000 000 000 000 000 000 003 015
004221/ 003 077 215 017 026 177 010 014
004231/ 024 166 115 126 011 076 111 016
004241/ 022 074 104 003 022 075 301 004
004251/ 004 207 301 004 003 217 323 025
004261/ 002 227 323 002 002 237 301 016
004271/ 001 247 330 022 001 257 317 022
004301/ 001 267 303 015 020 277 001 104
004311/ 011 306 001 103 011 316 023 125
004321/ 011 326 023 102 011 336 001 116
004331/ 011 346 030 122 011 356 017 122
004341/ 011 366 003 120 011 376 022 014
004351/ 003 007 022 022 003 017 022 001
004361/ 014 027 022 001 022 037 012 215
004371/ 020 303 012 216 003 322 012 216
005001/ 032 302 012 220 005 352 012 220
005011/ 017 342 003 216 003 324 003 216
005021/ 032 304 003 220 005 354 003 220
005031/ 017 344 022 005 024 311 022 016
005041/ 003 320 022 015 032 300 022 020
005051/ 005 350 022 020 017 340 017 125
005061/ 024 323 014 204 001 072 120 017
005071/ 020 371 023 224 001 062 114 230
005101/ 011 071 104 001 104 071 111 016
005111/ 030 073 104 003 130 073 003 015
005121/ 001 057 023 024 003 067 004 001
005131/ 001 047 016 017 020 000 122 023
005141/ 024 377

```

## CONT. OF MONITOR

FOLLOWING ROUTINES DEALS WITH SYMBOLIC INP./OUTP.

```

005143/ 176 MOV A M RST? RST TEST FOR
005144/ 376 CPI 377 LOAD SYMBOLIC
005146/ 302 JNZ 005174 NO, GO TO ARG I/P
005151/ 041 LXI H 010024 YES, SET H, L TO RST BUFFER
005154/ 315 CALL 001241 I/P BYTE
005157/ 176 MOV A M MASK INTO 377
005160/ 366 ORI 307
005162/ 137 MOV E A
005163/ 303 JMP 005354 CONTINUE IN ARG. I/P
005166/ 315 CALL 000314 CALL 3 LETTER MATCH LOAD SYMB.
005171/ 043 INX H LOAD MASKED INSTR. ROUTINES (CONT)
005172/ 136 MOV E M CODE INTO E
005173/ 053 DCX H GO TO FIRST BYTE
005174/ 053 DCX H
005175/ 053 DCX H
005176/ 053 DCX H
005177/ 176 MOV A M MASK, ROTATE, TO GET ARG. BITS
005200/ 346 NDI 300
005202/ 007 RLC
005203/ 007 RLC

```

005204/ 043 INX	H		G0 T0 SEC BYTE
005205/ 312 JZ		005302	N0 ARG,G0 T0 INP.DATA
005210/ 075 DCR	A		1 ARG.DEST.,G0 T0 I/P
005211/ 312 JZ		005271	-
005214/ 075 DCR	A		2 ARG.,G0 T0 I/P
005215/ 312 JZ		005255	-
005220/ 315 CALL		005371	ASUME 1 ARG.SOURCE
005223/ 243 NDA	E		MASK ARG INTO INSTR.BYTE
005224/ 137 MOV	E A		
005225/ 303 JMP		005274	G0 T0 DATA I/P
005230/ 043 INX	H		DEST.SUBROUTINE
005231/ 315 CALL		005371	I/P ARG.
005234/ 107 MOV	B A		EXCEPTION TEST
005235/ 176 MOV	A M		
005236/ 346 NDI		100	
005240/ 170 MOV	A B		
005241/ 312 JZ		005246	-
005244/ 366 ORI		001	
005246/ 007 RLC			ROTATE,MASK INTO BYTE,
005247/ 007 RLC			STORE IN E
005250/ 007 RLC			
005251/ 243 NDA	E		-
005252/ 137 MOV	E A		
005253/ 053 DCX	H		SET H,L T0 BYTE WITH DATA CODE
005254/ 311 RET			
005255/ 315 CALL		005230	I/P DEST.ARG. I/P DEST.,
005260/ 315 CALL		003277	WAIT FOR NONALPHABET. SOURCE ARG
005263/ 332 JC		005260	-
005266/ 303 JMP		005220	I/P SOURCE
005271/ 315 CALL		005230	I/P DEST. I/P DEST.ARG.
005274/ 315 CALL		003277	WAIT FOR NONALPHABET.
005277/ 332 JC		005274	-
005302/ 176 MOV	A M		I/P BYTE WITH DATA CODE I/P DATA
005303/ 041 LXI	H	010023	SET H,L T0 DATA I/P BUFFER
005306/ 346 NDI		300	MASK
005310/ 312 JZ		005354	N0 DATA JUMP
005313/ 007 RLC			1 DATA JUMP
005314/ 322 JNC		005362	-
005317/ 315 CALL		005335	ASSUME 2 DATA BYTES
005322/ 162 MOV	M D		I/P M.S.BYTE
005323/ 315 CALL		002074	-
005326/ 161 MOV	M C		I/P L.S.BYTE
005327/ 315 CAL		002074	-
005332/ 303 JMP		006041	G0 T0 NEXT LINE
005335/ 315 CALL		001241	I/P BYTE T0 BUFFER 2 DATA I/P
005340/ 116 MOV	C M		MOVE T0 C SUBR.
005341/ 315 CALL		001241	I/P BYTE T0 D
005344/ 126 MOV	D M		-
005345/ 315 CALL		002002	SET H,L T0 CLP
005350/ 163 MOV	M E		MOVE INSTR.BYTE T0 MEM.
005351/ 303 JMP		002074	INCR.CLP,RET
005354/ 315 CALL		005345	N0 DATA,MOVE INSTR.
005357/ 303 JMP		006041	BYTE T0 MEM.,G0 T0 NEXT LINE
005362/ 315 CALL		005341	1 DATA BYTE
005365/ 112 MOV	C D		-
005366/ 303 JMP		005326	
005371/ 315 CALL		003277	WAIT FOR
005374/ 322 JNC		005371	ALPHABETICAL MATCH ARG.
005377/ 305 PUSH	B		SAVE B,C LETTER
006000/ 001 LXI	B	004065	SET T0 ARG TABLE
006003/ 315 CALL		006012	SWEEP TABLE T0 FIND CODE
006006/ 003 INX	B		G0 T0 ARG CODE BYTE
006007/ 012 LDAX	B		MOVE T0 ACC
006010/ 301 POP	B		RESTORE B,C
006011/ 311 RET			
006012/ 325 PUSH	D		SAVE D,E
006013/ 036 MVI	E	012	SET COUNT SWEEP ARG
006015/ 127 MOV	D A		SAVE ACC IN D TABTE SUBR.
006016/ 012 LDAX	B		COMPARE BYTES
006017/ 272 CMP	D		-
006020/ 302 JNZ		006025	N0 GOOD,JUMP



006023/	321	P0P	D		FOUND, RESTORE D, E
006024/	311	RET			
006025/	035	DCR	E		
006026/	312	JZ		006067	END OF TABLE, ERROR
006031/	003	INX	B		GO TO NEXT ARG.
006032/	003	INX	B		
006033/	303	JMP		006015	L00P
006036/	315	CALL		002251	L0C PRINTING CLP/
006041/	315	CALL		001355	CR/LF
006044/	041	LXI	H	010000	0/P L.S. BYTE OF CLP AND /
006047/	315	CALL		001323	
006052/	315	CALL		001372	-
006055/	361	P0P	PSW		RESET STACK
006056/	303	JMP		000133	GO TO BEG. OF LOAD SYMBOLIC
006061/	315	CALL		002025	0/P CLP
006064/	303	JMP		006041	-
006067/	361	P0P	PSW		RESET STACK ERROR ROUT.
006070/	076	MVI	A	077	0/P ?
006072/	315	CALL		001133	-
006075/	303	JMP		000133	GO TO BEG. PF LOAD SYMB.
006100/	315	CALL		002235	I/P RANGE DPS ROUTINE,
006103/	227	SU	A		CLEAR EXCEPT. FLAG MAIN PR0GR.
006104/	062	STA		010011	-
006107/	315	CALL		002055	0/P CLP/
006112/	315	CALL		002066	0/P MEM. AT CLP
006115/	315	CALL		007062	MATCH TEST PLUS RST TEST
006120/	315	CALL		007310	EXCEPTION TEST
006123/	315	CALL		001313	0/P BLANC
006126/	006	MVI	B	006	SET MNEMONIC FIELD
006130/	315	CALL		007010	0/P MNEM.
006133/	076	MVI	A	040	FINISH MNEM. FIELD
006135/	315	CALL		003263	WITH BLANC
006140/	006	MVI	B	003	SET ARG. FIELD
006142/	315	CALL		007107	0/P ARG.
006145/	315	CALL		002135	PRINTING FINISHED? IF N0, INCR. CLP
006150/	072	LDA		010026	DATA BYTE TEST
006153/	247	NDA	A		-
006154/	312	JZ		006103	
006157/	365	PUSH	PSW		SAVE ACC DATA 0/P
006160/	076	MVI	A	040	FINISH ARG. FIELD
006162/	315	CALL		003263	WITH BLANC
006165/	361	P0P	PSW		RESTORE ACC
006166/	075	DCR	A		1,2 DATA BYTES TEST
006167/	312	JZ		006217	-
006172/	315	CALL		002074	INCR CLP
006175/	315	CALL		001323	0/P MEM. AT CLP
006200/	315	CALL		002106	DCR CLP
006203/	315	CALL		001326	0/P MEM. AT CLP
006206/	315	CALL		002074	INCR CLP
006211/	315	CALL		002135	FINISHED? INCR CLP
006214/	303	JMP		006103	NEW LINE
006217/	315	CALL		001313	0/P BLANC
006222/	315	CALL		001326	0/P MEM. AT CLP
006225/	303	JMP		006211	NEW LINE
006230/	021	LXI	D	004010	SET D, E TO BEG. OF 2 BYTE TAB. MATCH
006233/	076	MVI	A	002	SET TABLE FLAG(T.F.) TEST
006235/	062	STA		010030	-
006240/	107	M0V	B A		SAVE ACC
006241/	315	CALL		006333	ARG TEST
006244/	170	M0V	A B		RESTORE ACC
006245/	203	ADD	E		INCR. D, E
006246/	137	M0V	E A		
006247/	322	JNC		006253	
006252/	024	INR	D		
006253/	032	LDAX	D		LOAD CODE INTO ACC
006254/	271	CMP	C		COMPARE WITH MEM.
006255/	310	RZ			
006256/	315	CALL		006265	END OF TABLE?
006261/	170	M0V	A B		LOAD ACC WITH T.F
006262/	303	JMP		006235	L00P
006265/	376	CPI		363	2 LETTER END

END OF TABLE TEST

006267/ 312 JZ		006325	-
006272/ 376 CPI		351	4 LETTER END
006274/ 312 JZ		006320	-
006277/ 376 CPI		377	3 LETTER END
006301/ 312 JZ		006313	-
006304/ 376 CPI		343	4 LETTER SECØUND HALF
006306/ 312 JZ		003313	ERROR,CØDE NØT FØUND
006311/ 023 INX	D		
006312/ 311 RET			
006313/ 004 INR	B		SET T.F TØ 4
006314/ 021 LXI	D	003321	D,E TØ BE. ØF 4 LET.TAB.
006317/ 311 RET			
006320/ 005 DCR	B		SET T.F.TØ 3
006321/ 021 LXI	D	004217	SET D,E TØ BEG ØF 3 LET TAB
006324/ 311 RET			
006325/ 004 INR	B		SET T.F.TØ 4
006326/ 004 INR	B		-
006327/ 021 LXI	D	003376	SET D,E TØ SEC.HALF ØF 4 LET TAB
006332/ 311 RET			
006333/ 032 LDAX	D		1 LETTER TØ ACC ARG.TEST
006334/ 007 RLC			ARG FLAG
006335/ 007 RLC			INTØ 010027
006336/ 346 NDI		003	
006340/ 062 STA		010027	-
006343/ 302 JNZ		006350	
006346/ 116 MØV	C M		NØ ARG,C HØLDS INSTR.
006347/ 311 RET			
006350/ 075 DCR	A		1 ØR 2 ARG
006351/ 302 JNZ		006361	
006354/ 176 MØ	A M		1 ARG.DEST.
006355/ 366 ØRI		070	MØDIFY INSTR.
006357/ 117 MØV	C A		-
006360/ 311 RET			
006361/ 075 DCR	A		2 ARG ØR 1 ARG.SØURCE
006362/ 302 JNZ		006372	
006365/ 176 MØV	A M		2 ARG.MØDIFY INSTR
006366/ 366 ØRI		077	-
006370/ 117 MØV	C A		
006371/ 311 RET			1 ARG SØURCE
006372/ 176 MØV	A M		-
006373/ 366 ØRI		007	
006375/ 117 MØV	C A		
006376/ 311 RET			
006377/ 072 LDA		010030	T.F. TØ ACC GØ TØ 1 LETTER SUBR
007002/ 033 DCX	D		LØØP UNTILL D,E
007003/ 075 DCR	A		PØINTS TØ 1 LETTER
007004/ 302 JNZ		007002	
007007/ 311 RET			-
007010/ 315 CALL		006377	GØ TØ FIRST LETTER PRINT
007013/ 072 LDA		010030	T.F.INTØ C MNEM.FIELD
007016/ 117 MØV	C A		-
007017/ 315 CALL		007050	PRINT FIRST LETTER
007022/ 023 INX	D		SET CØNDIT.FØR SEC.LETTER
007023/ 015 DCR	C		-
007024/ 032 LDAX	D		GENERATE DATA FLAG
007025/ 346 NDI		300	AND STØRE AT 010026
007027/ 007 RLC			
007030/ 007 RLC			
007031/ 062 STA		010026	-
007034/ 315 CALL		007050	PRINT SEC LETTER
007037/ 015 DCR	C		END?
007040/ 310 RZ			-
007041/ 023 INX	D		NØ,PRINT THE REST
007042/ 315 CALL		007050	
007045/ 303 JMP		007037	-
007050/ 032 LDAX	D		LØAD LET.TØ ACC PRINT RØUT.
007051/ 346 NDI		077	CØNVERT TØ ASCII
007053/ 366 ØRI		100	-
007055/ 315 CALL		001133	O/P
007060/ 005 DCR	B		FIELD CØUNT
007061/ 311 RET			



007062/ 176 MØV	A M		CHECK	RST TEST
007063/ 346 NDI		307	FØR RST	
007065/ 376 CPI		307	-	
007067/ 302 JNZ		006230	NØ	
007072/ 021 LXI	D	005142	YES, SET D, E AND TF	
007075/ 076 MVI	A	003	-	
007077/ 062 STA		010030		
007102/ 037 RAR			SET ARG FLAG	
007103/ 062 STA		010027	-	
007106/ 311 RET				
007107/ 072 LDA		010027	TEST FØR ARG.	PRINT ARG.
007112/ 247 NDA	A		-	RØUTINE
007113/ 310 RZ			NØ	
007114/ 075 DCR	A		1 ARG DEST.	
007115/ 312 JZ		007144	-	
007120/ 075 DCR	A		2 ARG	
007121/ 312 JZ		007243	-	
007124/ 176 MØV	A M		ASSUME 1 ARG SØURCE	
007125/ 366 ØRI		370		
007127/ 305 PUSH	B		SAVE B, C	
007130/ 001 LXI	B	004066	B, C PØINTS TØ BEG. ØF ARG TAB.	
007133/ 315 CALL		006012	SWEEP ARG. TAB.	
007136/ 013 DCX	B		LOAD ACC WITH LETTER IN ARG. T.	
007137/ 012 LDAX	B		-	
007140/ 301 PØP	B		RESTØRE B, C	
007141/ 303 JMP		007055	PRINT CØNT ØF ACC	
007144/ 176 MØV	A M		1 ARG DEST.	
007145/ 346 NDI		307	RST?	
007147/ 376 CPI		307	-	
007151/ 302 JNZ		007176	NØ	
007154/ 076 MVI	A	040	YES, FINISH ARG. FIELD	
007156/ 006 MVI	B	004	WITH BLANC	
007160/ 315 CALL		003263	-	
007163/ 176 MØV	A M		INSTR INRØ ACC	
007164/ 346 NDI		070	CØNVERT TØ OCT NØ. AND	
007166/ 041 LXI	H	010027	SEND TØ MEM.	
007171/ 167 MØV	M A		-	
007172/ 315 CALL		001326	PRINT OCTAL BYTE	
007175/ 311 RET				
007176/ 176 MØV	A M		SP TEST	
007177/ 346 NDI		365		
007201/ 376 CPI		061	-	
007203/ 312 JZ		007255	PRINT SP	
007206/ 346 NDI		361	PSW TEST	
007210/ 376 CPI		361		
007212/ 312 JZ		007270	PRINT PSW	
007215/ 116 MØV	C M		EXCEPTION TEST	
007216/ 072 LDA		010011		
007221/ 376 CPI		367	-	
007223/ 302 JNZ		007230	NØ EXCEP.	
007226/ 241 NDA	C		YES EXEPT., DECR. ARG. CØDE BY 1	
007227/ 117 MØV	C A		-	
007230/ 076 MVI	A	070	GENERATING ØF	
007232/ 241 NDA	C		ARG. CØDE	
007233/ 017 RRC				
007234/ 017 RRC				
007235/ 017 RRC				
007236/ 366 ØRI		370	-	
007240/ 303 JMP		007127	GØ TØ PRINT	
007243/ 315 CALL		007176	DEST.	2 ARG. PRINT
007246/ 315 CALL		001313	PRINT BLANC	
007251/ 005 DCR	B		FILD CØUNT	
007252/ 303 JMP		007124	SØURCE	
007255/ 076 MVI	A	123		PRINT SP
007257/ 315 CALL		001133		
007262/ 076 MVI	A	120		
007264/ 315 CALL		001133		
007267/ 311 RET				
007270/ 076 MVI	A	120		
007272/ 315 CALL		001133		PRINT PSW
007275/ 076 MVI	A	123		

007277/	315	CALL		001133
007302/	076	MVI	A	127
007304/	315	CALL		001133
007307/	311	RET		
007310/	306	ADI		305
007312/	312	JZ		007325
007315/	074	INR	A	
007316/	312	JZ		007325
007321/	074	INR	A	
007322/	302	JNZ		007350
007325/	176	MØV	A M	
007326/	376	CPI		072
007330/	310	RZ		
007331/	346	NDI		010
007333/	310	RZ		
007334/	076	MVI	A	367
007336/	062	STA		010011
007341/	072	LDA		010030
007344/	203	ADD	E	
007345/	137	MØV	E A	
007346/	023	INX	D	
007347/	311	RET		
007350/	176	MØV	A M	
007351/	376	CPI		166
007353/	300	RNZ		
007354/	227	SUB	A	
007355/	062	STA		010027
007360/	303	JMP		007341
020000/	315	CALL		002227
020003/	072	LDA		010016
020006/	376	CPI		001
020010/	302	JNZ		020051
020013/	072	LDA		010000
020016/	127	MØV	D A	
020017/	072	LDA		010002
020022/	222	SUB	D	
020023/	117	MØV	C A	
020024/	052	LHLD		010004
020027/	172	MØV	A D	
020030/	323	ØUT		020
020032/	333	IN		002
020034/	167	MØV	M A	
020035/	043	INX	H	
020036/	024	INR	D	
020037/	015	DCR	C	
020040/	076	MVI	A	377
020042/	271	CMP	C	
020043/	312	JZ		000000
020046/	303	JMP		020027
020051/	052	LHLD		010004
020054/	072	LDA		010000
020057/	225	SUB	L	
020060/	117	MØV	C A	
020061/	072	LDA		010001
020064/	234	SBB	H	
020065/	107	MØV	B A	
020066/	311	RET		
020067/	322	JNC		020104
020072/	171	MØV	A C	
020073/	057	CMA		
020074/	117	MØV	C A	
020075/	170	MØV	A B	
020076/	057	CMA		
020077/	107	MØV	B A	
020100/	003	INX	B	
020101/	303	JMP		020146
020104/	041	LXI	H	010000
020107/	176	MØV	A M	
020110/	221	SUB	C	
020111/	137	MØV	E A	
020112/	054	INR	L	

-  
EXCEPT.  
SUSPECT

EXCEPT.  
TEST

-  
NØ EXEPT.,HLT TEST  
NØ EXCEPT.

-  
NØ EXC.

-  
YES EXC.  
SET EXC.FLAG  
INCR.D,E TØ  
NEXT INSTR.IN TABLE

-  
HLT TEST

-  
HLT,SET ARG.FLAG  
AND INCR.D,E TØ NEXT INSTR.

-  
FØRMAT CPY RØUT.  
PRØGRAMMER?

-  
NØ  
YES;L.LIMIT TØ ACC  
L.LIM.TØ D  
U.LIMIT TØ ACC  
U.L-L.L.TØ ACC  
(U.L.-L.L.)TØ C  
NEW RANGE TØ H,L  
L.L TØ ACC  
DATA TØ ACC

-  
DATA TØ MEM.  
H,L = H,L PLUS 1  
L.L. = L.L. PLUS 1  
CØUNT  
TEST

-  
FINISHED  
REPEAT  
NØ PRG.,NEW RANGE TØ H,L  
(L.L.-N.R.)TØ B,C

(L.L.-N.R.)>0?  
MØVES UP;TWØS CØMPL.ØF(L.L.-N.R)  
INTØ B,C

-  
MØVES DØWN  
SUBTRACT (L.L.-N.R.)FRØM L.L.

13 bytes spare



020113/	176	MØV	A M		
020114/	230	SBB	B		
020115/	127	MØV	D A		
020116/	052	LHLD		010000	COPY DATA
020121/	176	MØV	A M		TØ NEW LØC.
020122/	022	STAX	D		
020123/	043	INX	H		
020124/	023	INX	D		
020125/	072	LDA		010002	
020130/	275	CMP	L		
020131/	302	JNZ		020121	
020134/	176	MØV	A M		
020135/	022	STAX	D		
020136/	072	LDA		010003	
020141/	274	CMP	H		
020142/	302	JNZ		020121	
020145/	311	RET			
020146/	041	LXI	H	010002	MØVES UP;(L.L.-N.R.)PLUS
020151/	176	MØV	A M		U.L. INTØ D,E
020152/	201	ADD	C		
020153/	137	MØV	E A		
020154/	054	INR	L		
020155/	176	MØV	A M		
020156/	210	ADC	B		
020157/	127	MØV	D A		
020160/	052	LHLD		010002	COPY DATA TØ NEW LØC.
020163/	176	MØV	A M		
020164/	022	STAX	D		
020165/	053	DCX	H		
020166/	033	DCX	D		
020167/	072	LDA		010000	
020172/	275	CMP	L		
020173/	302	JNZ		020163	
020176/	176	MØV	A M		
020177/	022	STAX	D		
020200/	072	LDA		010001	
020203/	274	CMP	H		
020204/	302	JNZ		020163	
020207/	311	RET			
020210/	315	CALL		020000	CPY RØUT.STARTS HERE
020213/	315	CALL		020067	
020216/	307	RST		000	
-----					
020217/	042	052	062	072	071
-----					
					TABLE CØNTAINING CØDES FØR
					SHLD LHLD STA LDA LXI
020224/	052	LHLD		010000	L.L.INTØ H,L
020227/	315	CALL		020246	TRN RØUT.
020232/	370	RM			CALCULATIØN
020233/	052	LHLD		010002	
020236/	315	CALL		020246	U.L.INTØ H,L
020241/	360	RP			CALCULATIØN
020242/	341	PØP	H		
020243/	303	JMP		021024	MØVE UP STACK
020246/	353	XCHG			CHANGE THE ADDRESS
020247/	052	LHLD		010023	CALCULAT.;SUBTRACT L.L.,U.L.,
020252/	043	INX	H		FØM JMP ADDRESS
020253/	176	MØV	A M		
020254/	223	SUB	E		
020255/	043	INX	H		
020256/	176	MØV	A M		
020257/	232	SBB	D		
020260/	311	RET			
020261/	052	LHLD		010012	MMM PLUS (U.L.-L.L.)
020264/	353	XCHG			END ØF
020265/	052	LHLD		010023	INTØ D,E
020270/	175	MØV	A L		PØINTER INTØ H,L
020271/	223	SUB	E		PØINTER-/MMM-(U.L.-L.L.)>Ø?
020272/	174	MØV	A H		
020273/	232	SBB	D		
020274/	311	RET			

020275/ 315 CALL		002221	TRN ROUT STARTS HERE
020300/ 315 CALL		020051	UP OR DOWN?
020303/ 322 JNC		020324	MOVES UP;
020306/ 171 MOV	A C		TWOS COMPL.OF L.L.-N.R
020307/ 057 CMA			
020310/ 117 MOV	C A		
020311/ 170 MOV	A B		
020312/ 057 CMA			
020313/ 107 MOV	B A		
020314/ 003 INX	B		-
020315/ 227 SUB	A		MOVES UP FLAG
020316/ 062 STA		010014	-
020321/ 303 JMP		020331	
020324/ 076 MVI	A	001	MOVES DOWN
020326/ 062 STA		010014	-
020331/ 315 CALL		021103	CALCULATE MMM PLUS (U.L.-L.L.)
020334/ 042 SHLD		010023	POINTER INTO H,L
020337/ 305 PUSH	B		SAVE B
020340/ 315 CALL		006230	MATCH ROUT.
020343/ 315 CALL		007310	EXCEPTION ROUT.
020346/ 301 POP	B		RESTORE B
020347/ 032 LDAX	D		CODE TO 010016
020350/ 062 STA		010016	-
020353/ 315 CALL		006377	FIRST LETTER SUBR.
020356/ 034 INR	E		SECOND LETTER
020357/ 032 LDAX	D		DATA BYTE TEST
020360/ 036 MVI	E	300	-
020362/ 243 NDA	E		
020363/ 376 CPI		000	NO DATA BYTE
020365/ 312 JZ		021100	-
020370/ 376 CPI		100	1 DATA BYTE
020372/ 312 JZ		021077	-
020375/ 072 LDA		010016	ASSUME 2 DATA BYTES
021000/ 041 LXI	H	020217	IS IT SHLD,LHLD,STA,LDA,LXI?
021003/ 036 MVI	E	005	-
021005/ 276 CMP	M		
021006/ 312 JZ		021073	YES,NO CHANGE
021011/ 054 INR	L		
021012/ 035 DCR	E		
021013/ 302 JNZ		021005	
021016/ 315 CALL		020224	OUT OF RANGE?
021021/ 303 JMP		021073	YES,NO CHANGE
021024/ 052 LHLD		010023	CHANGE
021027/ 043 INX	H		-
021030/ 072 LDA		010014	MOVES DOWN?
021033/ 247 NDA	A		
021034/ 302 JNZ		021061	-
021037/ 176 MOV	A M		MOVES UP;ADD (L.L.-N.R.)
021040/ 201 ADD	C		TO ADDR.OF JUMP
021041/ 167 MOV	M A		
021042/ 043 INX	H		
021043/ 176 MOV	A M		
021044/ 210 ADC	B		
021045/ 167 MOV	M A		
021046/ 043 INX	H		-
021047/ 042 SHLD		010023	INCREMENTED POINTER TO 010023
021052/ 315 CALL		020261	END OF PRG?
021055/ 372 JM		020334	NO,NEW LINE
021060/ 307 RST		000	YES
021061/ 176 MOV	A M		MOVES DOWN;SUBTRACT
021062/ 221 SUB	C		(L.L.-N.R.)FROM ADDR.
021063/ 167 MOV	M A		
021064/ 043 INX	H		
021065/ 176 MOV	A M		
021066/ 230 SEE	B		
021067/ 167 MOV	M A		-
021070/ 303 JMP		021046	NEW LINE
021073/ 052 LHLD		010023	NO CHANGE
021076/ 043 INX	H		
021077/ 043 INX	H		
021100/ 303 JMP		021046	-



021103/ 305 PUSH	B		SAVE B,C
021104/ 052 LHLD		010002	U.L.-L.L.
021107/ 353 XCHG			
021110/ 052 LHLD		010000	
021113/ 173 MOV	A E		
021114/ 225 SUB	L		
021115/ 137 MOV	E A		
021116/ 172 MOV	A D		
021117/ 234 SBB	H		
021120/ 127 MOV	D A		-
021121/ 052 LHLD		010006	MMM PLUS (U.L.-L.L.)
021124/ 173 MOV	A E		INT0 010012
021125/ 205 ADD	L		
021126/ 157 MOV	L A		
021127/ 172 MOV	A D		
021130/ 214 ADC	H		
021131/ 147 MOV	H A		
021132/ 042 SHLD		010012	-
021135/ 052 LHLD		010006	
021140/ 301 POP	B		RESTORE B,C
021141/ 311 RET			
021142/ 315 CALL		002235	I/P L.L.,U.L.
021145/ 315 CALL		001355	PRG.ROUTIN
021150/ 076 MVI	A	045	CR/LF
021152/ 315 CALL		001133	Ø/P %
021155/ 315 CALL		001001	-
021160/ 007 RLC			I/P LETTER
021161/ 007 RLC			SHIFT,STORE
021162/ 137 MOV	E A		-
021163/ 052 LHLD		010000	L.L.INT0 H,L
021166/ 175 MOV	A L		COMPARE R0M WITH MEM.
021167/ 323 OUT		020	
021171/ 333 IN		002	
021173/ 276 CMP	M		-
021174/ 304 CNZ		021225	PR0GR.IF NOT EQUAL
021177/ 072 LDA		010002	END OF PR0GRAMM?
021202/ 275 CMP	L		
021203/ 302 JNZ		021221	
021206/ 072 LDA		010003	
021211/ 274 CMP	H		
021212/ 302 JNZ		021221	-
021215/ 315 CALL		021225	YES,PR0GR.LAST
021220/ 307 RST		000	-
021221/ 043 INX	H		NEW BYTE
021222/ 303 JMP		021321	-
021225/ 006 MVI	E	001	PR0GR.4 TIMES LONGER
021227/ 315 CALL		021252	PR0GRAMMING
021232/ 170 MOV	A B		
021233/ 007 RLC			
021234/ 007 RLC			
021235/ 107 MOV	B A		
021236/ 315 CALL		021252	
021241/ 005 DCR	B		
021242/ 302 JNZ		021236	-
021245/ 170 MOV	A B		Ø/P NULL CHARACT.
021246/ 315 CALL		001133	
021251/ 311 RET			-
021252/ 176 MOV	A M		PR0GRAM UNTILL R0M
021253/ 057 CMA			BYTE H0LDS DESIRED
021254/ 323 OUT		022	DATA;MAX 255 PRG.PULSES
021256/ 076 MVI	A	004	
021260/ 323 OUT		026	
021262/ 257 XRA	A		
021263/ 323 OUT		026	
021265/ 113 MOV	C E		
021266/ 026 MVI	D	350	
021270/ 025 DCR	D		
021271/ 302 JNZ		021270	
021274/ 015 DCR	C		
021275/ 302 JNZ		021266	
021300/ 333 IN		002	

?

021302/ 276 CMP M  
 021303/ 310 RZ  
 021304/ 004 INR B  
 021305/ 302 JNZ  
 021310/ 315 CALL  
 021313/ 075 MVI A  
 021315/ 315 CALL  
 021320/ 307 PST  
 021321/ 042 SHLD  
 021324/ 303 JMP

021252  
 002025  
 077  
 001133

-  
 ERROR;0/P ADDRESS,?

000  
 010000  
 021166

41 bytes spare

PROGRAMMING

PRGR 4 TIMES LONGER

0/P NULL CHARACTER

PROGRAM UNTILL RM  
 BYTE HOLDS DESIRED  
 DATA: MAX 255 PRO PULSES